참고문헌
- A. P. Chandrakasan, S. Sheng and R. W. Brodersen, 'Low Power CMOS Digital Design,' IEEE Journal of Solid State Circuits, Vol. 27, No.4, pp. 473-483, April 1992 https://doi.org/10.1109/4.126534
- Chip Weems, ''http://www.cs.umass.edu/-weems/researeh_ talks/Real-Time_RISC/index.htm,' Techinical Research Presentation September 1998
- www.arm.com, 'Techinical Reference Manual,' pp. 35-122, April-2001
- Charles Severance, http://www.netfact.cotn/-crs /faculty/ann1996.html, 'Beyond RISC- The Post RISC Architecture' - MIT Lincoln Labs, May 20, 1996
- Mutoh Shin'ichiro, Takakuni Douseki, Yasukuki matsuya, Takahiro Aoki, Santoshi Shigermatsu, Junzo Yamada, '1-V Power Supply high Speed Digital Circuit Technology With Multithreshold Voltage CMOS,' IEEE Journal of Solid State Circuits, Vol. 30,No.8, pp. 847-854, August 1995 https://doi.org/10.1109/4.400426
- Agarwal Ankur, Pandya Abhijit, Folleco Andres, 'A Novel Low Power Design of an ALU,' CCCIT Conference of Microprocessors, July2003
- K. Yano eI at., 'A 3.8ns CMOS 16*16 Multiplier using Complementary Pass Transistor logic,' IEEE Journal of Solid State Circuit, Vol.25, pp 388-395, April 1990 https://doi.org/10.1109/4.52161
- JU. Wang. S.Fang and W.Feng, 'New Efficient Designs for XOR and XNOR functions on Transistor Level,' IEEE Journal of Solid State Circuits, Vol.29,No. 7, pp.780-786, July 1994 https://doi.org/10.1109/4.303715
- R. Shalem,E. John, L. K. John, 'A Novel Low Power Energy Recovery Full AdderCell,' Proceedings of the IEEE Great Lakes Symposium of VLSI, pp. 380-383, February 1999
- Nagendra, M. J. Irwin and R.M.Owens, 'Area Time-Power- Tradeoff in Parallel Adders,' IEEE Circuits and System II, Vol 43, No. 10, pp 689-702, 1996 https://doi.org/10.1109/82.539001
- A. Agarwal, 'Low Power Design of an ALU,' MS Thesis, Florida Atlantic University, August 2003
- N. Weste and Eshraghian, Principles of CMOS VLSI Design, A System Perspective, MA Addision- Wesley, 1993
- K. Yano, 'Top Down Pass Transistor Logic Design,' IEEE Journal of Solid State Circuits, Vol. 32 No.7, pp. 1079-1089,1997 https://doi.org/10.1109/4.597298
- R. Zimmermann and W. Fichtner, 'Low Power Logic Styles: CMOS Versus Pass- Transistor Logic,' IEEE Joumal of Solid State Circuits, Vol.32,pp. 1079-1089, 1997 https://doi.org/10.1109/4.597298
- Pandya Abhijit, Ankur Agarwal, P. K. Kim,' Low Power Design of a Neuro processor,' Knowledge-Based lntelligent Information and Engineering Systems, Eds. V. Palade, R.J. Howlett and L. Jain, Springer, Berlin, Vol.2 pp.856-862, 2003
- L.J.M.Veendrick, 'Short Circuit Dissipitaion of CMOS Circuitry and its Impact on the design of the buffer circuits,' IEEE journal of Solid State Circuits, Vol. SC-19, pp. 468-473, August 1984
- A. Al-Sheraidah, 'Novel Multiplexer- Based Architecture for Full Adder Design,' MS Thesis, Florida Atlantic University, August 2000
- J. M. Rabaey, Digital Integrated Circuits, A Design Perspective, Prentice Hall, 1995
- A. P. Chandrakasan, S. Sheng and R. W. Brodersen, 'Low Power CMOS Digital Design,' IEEEJoumal of Solid State Circuits, Vol.27, No.4, pp. 473-483, April 1992 https://doi.org/10.1109/4.126534