References
- B. Vaz, J. Goes, and N. Paulino, 'A 1.5-V 10-b 50 MS/s time-interleaved switched-opamp pipeline CMOS ADC with high energy efficiency,' in Symp. VLSI Circuits Dig. Tech. Papers, June 2004, pp. 432-435
- S. T. Ryu, B. S. Song, and K. Bacrania, 'A 10b 50MS/s pipelined ADC with opamp current reuse,' in ISSCC Dig. Tech. Papers, Feb. 2006, pp. 216-217 https://doi.org/10.1109/ISSCC.2006.1696119
-
H. C. Choi, J. H. Kim, S. M. Yoo, K. J. Lee, T. H. Oh, M. J. Seo, and J. W. Kim, 'A 15mW
$0.2mm^2$ 10b 50MS/s ADC with wide input range,' in ISSCC Dig. Tech. Papers, Feb. 2006, pp. 226-227 https://doi.org/10.1109/ISSCC.2006.1696124 - Y. I. Park, S. Karthikeyan, F. Tsay, and E. Bartolome, 'A low power 10 bit, 80 MS/s CMOS pipelined ADC at 1.8V power supply,' in Proc. IEEE Int Symp. Circuits and Systems, May 2001, pp. 580-583 https://doi.org/10.1109/ISCAS.2001.921922
- B. M. Min, P. Kim, D. Boisvert, and A. Aude, 'A 69mW 10b 80MS/s pipelined CMOS ADC,' in ISSCC Dig. Tech. Papers, Feb. 2003, pp. 324-325 https://doi.org/10.1109/ISSCC.2003.1234318
- O. Stroeble, V. Dias, and C. Schwoerer, 'An 80MHz 10b pipeline ADC with dynamic range doubling and dynamic reference selection,' in ISSCC Dig. Tech. Papers, Feb. 2004, pp. 462-463 https://doi.org/10.1109/ISSCC.2004.1332794
- Y. I. Park, S. Karthikeyan, F. Tsay, and E. Bartolome, 'A 10b 100MSample/s CMOS pipelined ADC with 1.8V power supply,' in ISSCC Dig. Tech. Papers, Feb. 2001, pp. 130-131 https://doi.org/10.1109/ISSCC.2001.912573
- J. Li and U. K. Moon, 'A 1.8-V 67mW 10-bit 100MSPS pipelined ADC using time-shifted CDS technique,' in Proc. CICC, Sept. 2003, pp. 1468-1476 https://doi.org/10.1109/CICC.2003.1249430
- K. Honda, F. Masanori, and S. Kawahito 'A 1V 30mW 10b 100MSample/s Pipeline A/D Converter Using Capacitance Coupling Techniques,' in Symp. VLSI Circuits Dig. Tech. Papers, June 2006, pp. 276-277 https://doi.org/10.1109/VLSIC.2006.1705391
- S. M. Yoo, T. H. Oh, J. W. Moon, S. H. Lee, and U. K. Moon, 'A 2.5V 10b 120 MSample/s CMOS pipelined ADC with high SFDR,' in Proc. CICC, May 2002, pp. 441-444 https://doi.org/10.1109/CICC.2002.1012869
- M. Yoshioka, M. Kudo, K. Gotoh, and Y. Watanabe, 'A 10b 125MS/s 40mW pipelined ADC in 0.18um CMOS,' in ISSCC Dig. Tech. Papers, Feb. 2005, pp. 282-283 https://doi.org/10.1109/ISSCC.2005.1493979
- S. M. Yoo, J. B. Park, H. S. Yang, H. H. Bae, K. H. Moon, H. J. Park, S. H. Lee, and J. H. Kim, 'A 10b 150MS/s 123mW 0.18um CMOS pipelined ADC,' in ISSCC Dig. Tech. Papers, Feb. 2003, pp. 326-327 https://doi.org/10.1109/ISSCC.2003.1234319
- M. Clara, A. Wiesbauer, and F. Kuttner, 'A 1.8V fully embedded 10b 160MS/s two-step ADC in 0.18um CMOS,' in Proc. CICC, May 2002, pp. 437-440
- J. Li, G. Manganaro, M. Courcy, and B. M. Min, 'A 10b 170MS/s CMOS Pipelined ADC Featuring 84dB SFDR without Calibration,' in Symp. VLSI Circuits Dig. Tech. Papers, June 2006, pp. 278-279
- S. C. Lee, G. H. Kim, J. K. Kwon, J. D. Kim, and S. H. Lee, 'Offset and dynamic gain-mismatch reduction techniques for 10b 200MS/s parallel pipeline ADCs,' in Proc. Eur. Solid-State Circuits Conf., Sept. 2005, pp. 531-534 https://doi.org/10.1109/ESSCIR.2005.1541677
- D. Kurose, T. Ito, T. Deno, T. Yamaji, and T. Itakura, '55-mW 200-MSPS 10-bit pipeline ADCs for wireless receivers,' in Proc. Eur. Solid-State Circuits Conf., Sept. 2005, pp. 527-530 https://doi.org/10.1109/ESSCIR.2005.1541676
- B. Hernes, A. Briskemyr, T. N. Andersen, F. Telsto, T. E. Bonnerud, and O. Moldsvor, 'A 1.2V 220MS/s 10b pipeline ADC implemented in 0.13um digital CMOS,' in ISSCC Dig. Tech. Papers, Feb. 2004, pp. 256-257
- A. M. Abo and P. R. Gray, 'A 1.5-V, 10-u, 14.3-MS/s CMOS pipeline analog-to-digital converter,' IEEE J. Solid-State Circuits, vol. 34, no. 5, pp. 599-606, May 1999 https://doi.org/10.1109/4.760369
- A. Gothenberg and H. Tenhunen, 'Performance analysis of sampling switches in voltage and frequency domains using volterra series,' in Proc. IEEE Int. Symp. Circuits and Systems, May 2004, pp. 765-768 https://doi.org/10.1109/ISCAS.2004.1328307
-
B. H. Min, Y. J. Cho, H. S. Chae, H. W. Park, and S. H. Lee, 'A 10b 100MS/s
$1.4mm^2$ 56mW 0.18um CMOS A/D converter with 3-D fully symmetrical capacitors,' IEICE Trans. on Electronics, vol. E89-C, no. 5, pp. 630-635, May 2006 https://doi.org/10.1093/ietele/e89-c.5.630 - P. R. Gray and R. G. Meyer, 'MOS operational amplifier design-a tutorial overview,' IEEE J. Solid-State Circuits, vol. SC-17, no. 6, pp. 969-982, Dec. 1982 https://doi.org/10.1109/JSSC.1982.1051851
-
K. H. Lee, Y. J. Cho, Y. H. Park, D. H. Sa, H. C. Choi, and S. H. Lee, 'A 14b 100MS/s
$3.4mm^2$ 145mW 0.18um CMOS pipeline A/D converter,' in IEEE APCCAS, Dec. 2006. (invited) https://doi.org/10.1109/APCCAS.2006.342442 - Y. J. Cho, H. C. Choi, K. H. Lee, S. H. Lee, K. H. Moon, and J. H. Kim, 'A calibration-free 14b 70MS/s 0.13um CMOS pipeline ADC with high-matching 3-D symmetric capacitors,' in Proc. CICC, Sept. 2006. pp. 485-488
- Y. J. Cho, H. H. Bae, and S. H. Lee, 'An 8b 220MS/s 0.25um CMOS pipeline ADC with on-chip RC-filter based voltage references,' IEICE Trans. on Electronics, vol. E88-C, no. 4, pp. 768-772, April 2005 https://doi.org/10.1093/ietele/e88-c.4.768