JSTS:Journal of Semiconductor Technology and Science

  • 제5권2호
  • /
  • Pages.89-101
  • /
  • 2005
  • /
  • 1598-1657(pISSN)
  • /
  • 2233-4866(eISSN)
대한전자공학회 (The Institute of Electronics and Information Engineers)
권호 표지

ViP: A Practical Approach to Platform-based System Modeling Methodology

  • Um, Jun-Hyung (CAE Center, SoC R&D, System LSI Div. Samsung Electronics) ;
  • Hong, Sung-Pack (CAE Center, SoC R&D, System LSI Div. Samsung Electronics) ;
  • Kim, Young-Taek (CAE Center, SoC R&D, System LSI Div. Samsung Electronics) ;
  • Chung, Eui-Young (CAE Center, SoC R&D, System LSI Div. Samsung Electronics) ;
  • Choi, Kyu-Myung (CAE Center, SoC R&D, System LSI Div. Samsung Electronics) ;
  • Kong, Jeong-Taek (CAE Center, SoC R&D, System LSI Div. Samsung Electronics) ;
  • Eo, Soo-Kwan (CAE Center, SoC R&D, System LSI Div. Samsung Electronics)
  • 발행 : 2005.06.30
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

Research on highly abstracted system modeling and simulation has received a great deal of attention as of the concept of platform based design is becoming ubiquitous. From a practical design point of view, such modeling and simulation must consider the following: (i) fast simulation speed and cycle accuracy, (ii) early availability for early stage software development, (iii) inter-operability with external tools for software development, and (iv) reusability of the models. Unfortunately, however, all of the previous works only partially addresses the requirements, due to the inherent conflicts among the requirements. The objective of this study is to develop a new system design methodology to effectively address the requirements mentioned above. We propose a new transaction-level system modeling methodology, called ViP (Virtual Platform). We propose a two-step approach in the ViP method. In phase 1, we create a ViP for early stage software development (before RTL freeze). The ViP created in this step provides high speed simulation, lower cycle accuracy with only minor modeling effort.(satisfying (ii)). In phase 2, we refine the ViP to increase the cycle accuracy for system performance analysis and software optimization (satisfying (i)). We also propose a systematic ViP modeling flow and unified interface scheme based on utilities developed for maximizing reusability and productivity (satisfying (ii) and (iv)) and finally, we demonstrate VChannel, a generic scheme to provide a connection between the ViP and the host-resident application software (satisfying (iii)). ViP had been applied to several System-on-a-chip (SoC) designs including mobile applications, enabling engineers to improve performance while reducing the software development time by 30% compared to traditional methods.

키워드

참고문헌

  1. K. Keutzer, et al., System-level design: orthogonalization of concerns and platform-based design , IEEE Trans. on CAD, vol. 19, no. 12, Dec. 2000 https://doi.org/10.1109/43.898830
  2. A. Sangiovanni-Vincentelli, et al., Benefits and challenges for platform-based design , in Proc. of DAC, pp. 409-414, 2004 https://doi.org/10.1145/996566.996684
  3. G. Smith, Platform based design: Does it answer the entire SoC challenge? , in Proc. of DAC, pp. 407-407, 2004 https://doi.org/10.1145/996566.996682
  4. S. Brini, et al., A flexible virtual platform for computational and communication architecture exploration of DMT VDLS modems , in Proc. of DATE, pp. 164-169, 2003
  5. J. Notbauer, et al., Verification and management of a multimillion-gate embedded core design , in Proc. of DATE, pp. 425-428, 1999 https://doi.org/10.1109/DAC.1999.781353
  6. L. Cai and D. Gajski, Transaction level modeling: an overview , IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis ,2003 https://doi.org/10.1145/944645.944651
  7. I. Moussa, et al., Exploring SW performance using SoC transaction-level modeling , Proc. of DAC, pp. 120-125, 2003
  8. A.K. Deb, et al., System design for DSP applications in transaction level modeling paradigm , Proc. of DAC, pp. 466-471, 2004 https://doi.org/10.1145/996566.996698
  9. R. Jindal and K. Jain, Verification of transaction-level SystemC models using RTL testbenches, in Proc. of First ACM and IEEE International Conference onFormal Methods and Models for Co-Design, 2003
  10. N. Calazans, et. al., From VHDL register transfer level to SystemC transaction level modeling: a comparative case study, in Proc. of 16th Symposium on Integrated Circuits and Systems Design, pp.355-360,. 2003
  11. I. Moussa, et al., Exploring SW performance using SoC transaction-level modeling, in Proc. of the DATE, pp.120-125, 2003
  12. K. Lahiri, et al. LOTTERYBUS: A new highperformance communication architecture for system-on-chip designs, in Proc. of DAC, 2001
  13. Y. Nakamura, et al., A fast hardware/software Coverification method for System-on-a-Chip by using a C/C++ simulator and FPGA emulator with shared register communication , in Proc. DAC, 2004 https://doi.org/10.1145/996566.996655
  14. H. Lekatsas, et al., Coco : A hardware/software platform for rapid prototyping of code compression technologies , in Proc. of DAC, 2003
  15. M. Caldari, et. al., Transaction-Level Models for AMBA Bus Architecture Using SystemC 2.0 , in Proc. of DATE, 2003
  16. S. Pasricha, et al., Extending the transaction level modeling approach for fast communication architecture exploration, in Proc. of DAC, 2004 https://doi.org/10.1145/996566.996603
  17. M. Bombana, F. Bruschi, SystemC-VHDL cosimulation and synthesis in the HW domain , in Proc. of DATE, 2003
  18. A. Sayinta, et al., A Mixed abstraction level cosimulation case study using SystemC for System on Chip verification , in Proc. of DATE, 2003
  19. X. Zhu et al, A hierarchical modeling framework for on-chip communication architecture , Proc. ICCAD, 2002 https://doi.org/10.1109/ICCAD.2002.1167603
  20. O. Ogawa et al, A practical approach for bus architecture optimization at transaction-level , Proc. DATE, 2003
  21. AHB CLI Specification www.arm.com/armtech/ahbcli
  22. Maxsim, AXYSDesign Inc., http://www.axysdesign.com