ETRI Journal

  • 제27권5호
  • /
  • Pages.628-634
  • /
  • 2005
  • /
  • 1225-6463(pISSN)
  • /
  • 2233-7326(eISSN)
한국전자통신연구원 (Electronics and Telecommunications Research Institute)
권호 표지

AC Modeling of the ggNMOS ESD Protection Device

  • Choi, Jin-Young (School of Electrical, Electronic & Computer Engineering, Hongik University)
  • 투고 : 2004.12.23
  • 발행 : 2005.10.31
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

From AC analysis results utilizing a 2-dimensional device simulator, we extracted an AC-equivalent circuit of a grounded-gate NMOS (ggNMOS) electrostatic discharge (ESD) protection device. The extracted equivalent circuit is utilized to analyze the effects of the parasitics in a ggNMOS protection device on the characteristics of a low noise amplifier (LNA). We have shown that the effects of the parasitics can appear exaggerated for an impedance matching aspect and that the noise contribution of the parasitic resistances cannot be counted if the ggNMOS protection device is modeled by a single capacitor, as in prior publications. We have confirmed that the major changes in the characteristics of an LNA when connecting an NMOS protection device at the input are reduction of the power gain and degradation of the noise performance. We have also shown that the performance degradation worsens as the substrate resistance is reduced, which could not be detected if a single capacitor model is used.

키워드

참고문헌

  1. Electronics Lett. v.37 High-Performance 5.2GHz LNA with On-Chip Inductor to Provide ESD Protection Leroux, P.;Steyaert, M.
  2. IEEE J. Solid-state Circuits v.36 ESD Protection Design on Analog Pin with Very Low Input Capacitance for High-Frequency or Current-Mode Applications Ker, M.D.;Chen, T.Y.;Wu, C.Y.;Chang, H.H.
  3. IEEE Electron Devices Lett. v.21 Distributed ESD Protection fro High-Speed Integrated Circuits Kleveland, B.;Maloney, T.J.;Morgan, I.;Madden, L.;Lee, T.H.;Wong, S.S.
  4. IEEE MTT-S Digest A Comparison Study of ESD Protection fro RF ICs: Performance vs. Parasitics Feng, H.;Gong, K.;Wang, A.Z.
  5. Electronic Lett. v.39 no.3 Cancellation Technique to Provide ESD Protection for Multi-GHz RF Inputs Hyvonen, S.;Joshi, S.;Rosenbaum, E.
  6. Analog Integrated Circuits and Signal Processing v.43 no.1 Thyristor Input-Protection Device Suitable for CMOS RF ICs Choi, J.Y.;Yang, W.S.;Kim, D.;Kim, Y.
  7. Proc. of the 2003 Custom Integrated Circuits Conf. A Verilog-A Compact Model for ESD Protection NMOSTs Li, J.;Joshi, S.;Rosenbaum, E.
  8. Proc. of the 2002 IEEE Intl Symp. on Circuits and Systems v.4 Analysis of CMOS RF LNAs with ESD Protection Chandrasekhar, V.;Mayaram, K.
  9. Proc. of the 2003 IEEE Intl Symp. on Circuits and Systems v.1 LNA Design Optimization with Reference to ESD Protection Circuitry Sridharan, S.;Nayak, G.;Mukund, P.R.
  10. IEEE Trans. Electron Devices v.35 Hot-Carrier Reliability and ESD Latent Damage Aur, S.;Chatterjee, A.;Polgreen, T.
  11. ATLAS Ⅱ Framework,
  12. IEEE Trans. Electron Devices v.48 A Small-Signal RF Model and Its Parameter Extraction for Substrate Effects in RF MOSFETs Lee, S.;Kim, C.S.;Yu, H.K.
  13. 1998 Symp. of VLSI Technology, Digest of Technical Papers CMOS RF Modeling for GHz Communication ICs Ou, J.J.;Jin, X;Ma, I.;Hu, C.;Gray, P.R.
  14. The Design of CMOS Radio-Frequency Integrated Circuits Lee, T.H.
  15. Design of Analog CMOS Integrated Circuits Razavi, B.