ETRI Journal

  • 제27권4호
  • /
  • Pages.439-445
  • /
  • 2005
  • /
  • 1225-6463(pISSN)
  • /
  • 2233-7326(eISSN)
한국전자통신연구원 (Electronics and Telecommunications Research Institute)
권호 표지

Strained-SiGe Complementary MOSFETs Adopting Different Thicknesses of Silicon Cap Layers for Low Power and High Performance Applications

  • 투고 : 2004.11.05
  • 발행 : 2005.08.31
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

We introduce a strained-SiGe technology adopting different thicknesses of Si cap layers towards low power and high performance CMOS applications. By simply adopting 3 and 7 nm thick Si-cap layers in n-channel and p-channel MOSFETs, respectively, the transconductances and driving currents of both devices were enhanced by 7 to 37% and 6 to 72%. These improvements seemed responsible for the formation of a lightly doped retrograde high-electron-mobility Si surface channel in nMOSFETs and a compressively strained high-hole-mobility $Si_{0.8}Ge_{0.2}$ buried channel in pMOSFETs. In addition, the nMOSFET exhibited greatly reduced subthreshold swing values (that is, reduced standby power consumption), and the pMOSFET revealed greatly suppressed 1/f noise and gate-leakage levels. Unlike the conventional strained-Si CMOS employing a relatively thick (typically > 2 ${\mu}m$) $Si_xGe_{1-x}$ relaxed buffer layer, the strained-SiGe CMOS with a very thin (20 nm) $Si_{0.8}Ge_{0.2}$ layer in this study showed a negligible self-heating problem. Consequently, the proposed strained-SiGe CMOS design structure should be a good candidate for low power and high performance digital/analog applications.

키워드

참고문헌

  1. ETRI J. v.26 no.3 A Dual-Mode 2.4-GHz CMOS Transceiver for High-Rate Bluetooth Systems Hyun, Seok-Bong;Tak, Geum-Young;Kim, Sun-Hee;Kim, Byung-Jo;Ko, Jin-Ho;Park, Seong-Su
  2. ETRI J. v.25 no.3 Trenched-Sinker LDMOSFET (TS-LDMOS) Structure for 2 GHz Power Amplifiers Kim, Cheon-Soo;Kim, Sung-Do;Park, Mun-Yang;Yu, Hyun-Kyu
  3. IEEE Trans. Electron Devices v.41 no.1 SiGe-Channel Heterojunction p-MOSFET’s Verdonckt-Vandebroek, S.;Crabbe, E.F.;Meyerson, B.S.;Harame, D.L.;Restle, P.J.;Stork, J.M.C.;Johnson, J.B.
  4. Electron Device Lett. v.24 no.9 Band Offset Induced Threshold Variation in Strained-Si nMOSFETs Goo, Jung-Suk;Takamura, Qi Xiang;Arasnia, Y.;Paton, F.;Besser, E.N.;Pan, P.;Ming-Ren Lin, J.
  5. IEEE Trans. Electron Devices v.50 no.9 High-Performance nMOSFETs Using a Novel Strained Si/SiGe CMOS Architecture Olsen, S.H.;O'Neill, A.G.;Driscoll, L.S.;Kwa, K.S.K.;Chattopadhyay, S.;Waite, A.M.;Tang, Y.T.;Evans, A.G.R.;Norris, D.J.;Cullis, A.G.;Paul, D.J.;Robbins, D.J.
  6. IEEE Trans. Electron Devices v.50 no.4 Performance Projections of Scaled CMOS Devices and Circuits with Strained Si-on-SiGe Channels Fossum, J.G.;Zhang, Weimin
  7. The International Technology Roadmap for Semiconductor
  8. J. of Applied Physics v.80 no.4 Band Structure, Deformation Potentials, and Carrier Mobility in Strained Si, Ge, and SiGe Alloys Fischetti, M.V.;Laux, S.E.
  9. IEDM Technical Digest Enhanced Performance in Sub-100 nm CMOSFETs Using Strained Epitaxial Silicon-Germanium Yeo, Y.C.;Lu, Q.;King, T.J.;Hu, C.;Kawashima, T.;Oishi, M.;Mashiro, S.;Sakai, J.
  10. IEEE Trans. Electron Devices v.47 no.8 Comparison of Deep-Submicrometer Conventional and Retrograde n-MOSFETs Ma, S.T.;Brews, J.R.
  11. J. Appl. Phys. v.93 no.12 Nanoscale Thermal Transport Cahill, D.G.;Ford, W.K.;Goodson, K.E.;Mahan, G.D.;Majumdar, A.;Maris, H.J.;Merlin, R.;Phillpot, S.R.
  12. J. Appl. Phys. v.35 no.10 Thermal and Electrical Properties of Heavily Doped Ge-Si Alloys up to $1300^{\circ}K$ Dismukes, J.P.;Ekstrom, L.;Steigmeier, E.F.;Kudman, I.;Beers, D.S.
  13. Electron Device Lett. v.23 no.6 Measurement of the Effect of Self-Heating in Strained-Silicon MOSFETs Jenkins, K.A.;Rim, K.
  14. Solid State Electron. v.46 On the Origin of the LF Noise in Si/Ge MOSFETs Ghibaudo, G.;Chroboczek, J.
  15. Solid-State Electronics v.46 Analysis of Si/SiGe Channel pMOSFETs for Deep-Submicron Scaling Li, P.W.;Liao, W.M.
  16. ETRI J. v.25 no.3 DC and RF Characteristics of $Si_{0.8}Ge_{0.2}$ pMOSFETs: Enhanced Operation Speed and Low 1/f Noise Song, Y.J.;Shim, K.H.;Kang, J.Y.;Cho, K.I.
  17. Appl. Phys. Lett. v.78 Effective Mobilities in Pseudomorphic Si/SiGe/Si p-channel Metal-Oxide-Semiconductor Field-Effect-Transistors with Thin Silicon Capping Layers Palmer, M.J.;Braithwaite, G.;Grasby, T.J.;Phillips, P.J.;Prest, M.J.;Parker, E.H.C.;Whall, T.E.;Parry, C.P.;Waite, A.M.;Evans, A.G.R.;Roy, S.;Watling, J.R.;Kaya, S.;Asenov, A.
  18. IEDM Tech. Dig. Hole Confinement and its Impact on Low-Noise in SiGe pFETs on Sapphire Mathew, S.J.;Niu, G.;Dbbelday, W.B.;Cressler, J.D.;Ott, J.A.;Chu, J.O.;Mooney, P.M.;Kavanagh, K.L.;Meyerson, B.S.;Lagnado, I.
  19. IEEE Trans. Electron Devices v.41 no.11 The Impact of Device Scaling on the Current Fluctuations in MOSFET's Tsai, Ming-Horn;Ma, Tso-Ping