Journal of the Institute of Electronics Engineers of Korea CI (전자공학회논문지CI)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

A Remote Cache Coherence Protocol for Single Shared Memory in Multiprocessor System

단일 공유 메모리를 가지는 다중 프로세서 시스템의 원격 캐시 일관성 유지 프로토콜

  • 김성운 (한국전자통신연구원 서버플랫폼연구팀) ;
  • 김보관 (충남대학교 전자공학과)
  • Published : 2005.11.01
Download PDF
⟨ Previous Next ⟩

Abstract

The multiprocessor architecture is a good method to improve the computer system performance. The CC-NUMA provides a single shared space with the physically distributed memories is used widely in the multiprocessor computer system. A CC-NUMA has the full-mapped directory for the shared memory md uses a remote cache memory for tile fast memory access. In this paper, we propose a processing node architecture for a CC-NUMA system and a cache coherency protocol on the physically distributed but logically shared system. We show an implementation result of the system which is adopted the cache coherency protocol.

다중 프로세서 구조는 컴퓨터 성능을 향상시키기 위한 좋은 방법이다. 물리적으로 분산된 메모리를 단일 공유 메모리 공간으로 제공하는 CC-NUMA(Cache Coherent Non-Uniform Memory Access) 시스템은 다중 프로세서 컴퓨터 시스템으로 널리 사용된다. CC-NUMA는 공유 메모리 지원을 위해 풀맵 디렉토리를 가지며, 빠른 원격 메모리 접근을 위해 원격 캐시 메모리를 사용한다. 본 논문은 CC-NUMA 시스템을 구성할 수 있는 프로세싱 노드 구조와 이러한 구조에 적합한 캐시 일관성 유지 프로토콜을 제안하여, 대량의 프로세서를 이용한 다중 프로세서 시스템의 구성을 용이하게 한다. 끝으로 제안된 프로토콜에 따른 시스템 구현 결과도 제시한다.

Keywords

References

  1. David Culler, Jaswinder Pal Singh, and Annop Gupta, 'Parallel Computer Architecture : A Hardware/Software Approach',Morgan Kaufmann Publishers, 1997
  2. Anant Agarwal, Richard Simoni, Mark Horowitz, and John Hennessy, 'An Evaluation of Directory Schemes for Cache Coherence', In Proceedings of the 15th Annual International Symposium on Computer Architecture, pp.280-289, 1988 https://doi.org/10.1109/ISCA.1988.5238
  3. Lynn Choi, and Anddrew A. Chien, 'Integrating Network and Memory Hierachies in a Multicomputer Node Architecture', 8th International Parallel Processing Symposium, pp.10-17, April 26-29, 1994
  4. SeongWoon Kim, Chulho Won, and SangMan Moh, 'The Main Processing Unit for the High-Speed Midrange Computer TICOM-III', In Proceedings of the Joint Technical Conference 1995, pages 455-458, 1995
  5. Paul Sweazey and Alan Jay Smith, 'A class of compatible cache consistency protocols and their support by the IEEE Futurebus,' In Proceeding of the 13th Annual International Symposium on Computer Architecture', pages 412 - 423, 1986 https://doi.org/10.1145/17407.17404
  6. SeongWoon Kim and SangSeok Shin, 'Modeling and Simulation of Memory Architecture on a Message Passing System', In Proceedings of the Joint Technical Conference 1996, pages 685-688, 1995
  7. Hung-Chang Hsiao and Chung- Ta King, 'Performance Evaluation of Cache Depot on CC-NUMA Multiprocessors', Parallel and Distributed Systems, Proceedings International Conference, pp519 - 526,Dec. 1998 https://doi.org/10.1109/ICPADS.1998.741127
  8. Adi Golbert, Bob Farrell, Pete MacWilliams, Nabeel Sakran and Isic Silas, 'A Second Level Multiprocessing Cache for the i486DX and i860 Processors', Compcon Spring '92. Thirty-Seventh IEEE Computer Society International Conference, Digest of Papers., 24-28 Feb. 1992 https://doi.org/10.1109/CMPCON.1992.186735
  9. James Archibald, 'High Performance Cache Coherence Protocols For Shared-Bus Multiprocessors', Technical Report, CS Department, University of Washington, Nov 17, 1987
  10. SeongWoon Kim, Ando Ki, and Bogwan Kim, 'IA-32 Processor Interface Design for CC-NUMA system', In Proceedings Volume 3 of ITC-CSCC 2003, pages 1634-1637, July 9, 2003