MFC 기반 하이브리드 전자보오드 검사를 위한 규칙기반 솔루션 설계

Design of a Rule-Based Solution Based on MFC for Inspection of the Hybrid Electronic Circuit Board

  • 고윤석 (남서울대학 전자정보통신공학부)
  • 발행 : 2005.09.01

초록

This paper proposes an expert system which is able to enhance the accuracy and productivity by determining the test strategy based on heuristic rules for test of the hybrid electronic circuit board producted massively in production line. The test heuristic rules are obtained from test system designer, test experts and experimental results. The guarding method separating the tested device with circumference circuit of the device is adopted to enhance the accuracy of measurements in the test of analog devices. This guarding method can reduce the error occurring due to the voltage drop in both the signal input line and the measuring line by utilizing heuristic rules considering the device impedance and the parallel impedance. Also, PSA(Parallel Signature Analysis) technique Is applied for test of the digital devices and circuits. In the PSA technique, the real-time test of the high integrated device is possible by minimizing the test time forcing n bit output stream from the tested device to LFSR continuously. It is implemented in Visual C++ computer language for the purpose of the implementation of the inference engine using the dynamic memory allocation technique, the interface with the electronic circuit database and the hardware direct control. Finally, the effectiveness of the builded expert system is proved by simulating the several faults occurring in the mounting process the electronic devices to the surface of PCB for a typical hybrid electronic board and by identifying the results.

키워드

참고문헌

  1. Jon Turino, 'Functional Testing's Place In Electronics Manufacturing', Evaluation Engineering, pp 58-61, September 1984
  2. Reynold, 'In-Circuit McTesters? or the Future of In-Circuit Test', Evaluation Engineering, pp 8-15, February 1987
  3. David T. Crook, 'Analog In-Circuit Component Measurements: Problems and Solutions', Hewlett-Packard Journal, pp 34-42 march 1979
  4. Steve J Baker, 'Analog-Component Faults Yield to In-Circuit Testing', GenRad journal pp 15-20, 1984
  5. Peter Hansen, 'Ensuring ASIC Testability at the Board Level Tools and Strategies', ATE & Instrumentation Conference, pp 33-43 1987
  6. John J. Arena, 'Calculating the Effective Pattern Rate for High-Speed Board Test Applications', IEEE Trans. Industrial Electronics, Vol. 36, No.2, pp 164-174, May 1989 https://doi.org/10.1109/41.19065
  7. Ed O. Schiotzhauer, 'User-Oriented Software for an Automatic Circuit-Board Tester', Hewlett-Packard Journal, pp 22-27, March 1979
  8. Edward S. Hirgelt, 'Knowledge Representation In an In-Circuit Test Program Generator', International Test Conference, pp 773-777, 1984
  9. Kenneth Jessen and Mike Bullock, 'Safeguarding Devices under Test', Electronics Manufacture & Test, pp 35-38, July/August 1985
  10. R. A. Frohwerk, 'Signature Analysis:A New Digital Field Service Method', Hewlett-Packard J., pp. 2-8, May 1977
  11. N. Benowitz, D. F. Calhoun and et. al.,'Fault Detection/Isolation Results From AAFIS Hardware Built-In Test', NAECON' 76 RECORD, pp. 215-222, 1976
  12. B. W. Johnson, Design and Analysis of Fault-Tolerant Digital Systems, Addison-Wesley Publishing Company, 1989
  13. John J. Shedletsky, 'Random Testing: Practicality vs. Verified Effectiveness', IBM T. J. Watson Research Center
  14. James E. Smith,'Measures of Effectiveness of Fault Signature Analysis', pp. 510-514, IEEE Trans. On Computer, Vol. C-29, No.6, June 1980 https://doi.org/10.1109/TC.1980.1675610
  15. Bernd Konemann, Joachim Mucha and Gunther Zwiehoff, 'Built- In Logic Block Observation Techniques.pp, 37-41, IEEE Test Conference, 1979
  16. 윤덕용, 어셈블리와 C언어로 익히는 8051 마스터, 오음사, 2001