지연 시간 및 화질 제약이 있는 비디오 응용을 위한 에너지 최적화 기법

An Energy Optimization Technique for Latency and Quality Constrained Video Applications

  • 임채석 (서울대학교 전기컴퓨터공학부) ;
  • 하순회 (서울대학교 컴퓨터공학부)
  • 발행 : 2004.10.01

초록

이 논문은 지연 시간 및 화질 제약이 있는 비디오 응용을 위한 에너지 최적화 기법을 제안한다. 이는 두 가지 핵심 기법 - 프레임 생략 기법 및 버퍼링 기법 - 으로 구성되어있다. 버퍼링은 운영 체제 수준에서 유휴 시간 이용률을 증가시키고, 프레임 생략은 응용 수준에서 유휴 시간 자체를 증가시키며, 양쪽 모두 동적 전압 조절 기법의 효과를 향상시킨다. 이 논문에서는 제안한 기법을 적용하기 위해 H.263 부호기 응용을 사용한다. 실험에서는 제안한 기법이 주어진 지연 시간 및 화질 제약을 만족하면서 괄목할 만한 에너지 절감을 얻을 수 있음을 보인다.

This paper proposes an energy optimization technique for latency and quality constrained video applications. It consists of two key techniques: frame-skipping technique and buffering technique. While buffering increases the slack time utilization at the OS level. frame skipping Increases the slack time itself at the application level, and both enhance the effectiveness of the dynamic voltage scaling technique. We use an H.263 encoder application as a test vehicle to which the proposed technique is applied. Experiments demonstrate that the proposed technique achieves noticeable energy reduction satisfying the given latency and video quality constraints.

키워드

참고문헌

  1. Pedram, M. and Rabaey, J. M., Power Aware Design Methodologies, Kluwer Academic Publishers, 2002
  2. A. D. Chandrakasan, et al, 'Low-power CMOS digital design,' IEEE J. Solid-State Circuits, vol. 27, no. 4, pp.473-483, Apr. 1992 https://doi.org/10.1109/4.126534
  3. Taylor, C. N., Dey, S., and Panigrahi, D., 'Energy/Latency/Image Quality Tradeoffs in Enabling Mobile Multimedia Communication,' Proc. of Software Radio: Technologies and Services, pp. 55-66, 2001
  4. Im, C., Kim, H., and Ha, S., 'Dynamic Voltage Scheduling Technique for Low-Power Multimedia Applications Using Buffers,' Proc. of International Symposium on Low Power Electronics and Design, pp.34-39, 2001 https://doi.org/10.1145/383082.383090
  5. Hong, I., Kirovski, D., Qu, G., Potkonjak, M., and Srivastava, M. B., 'Power Optimization of Variable Voltage Core-Based Systems,' Proc. of Design Automation Conference, pp. 176-181, 1998 https://doi.org/10.1109/DAC.1998.10114
  6. Shin, Y. and Choi, K., 'Power Conscious Fixed Priority Scheduling for Hard Real-Time Systems,' Proc. of Design Automation Conference, pp. 134-139, 1999 https://doi.org/10.1145/309847.309901
  7. Cao, Y. and Yasuura, H., 'Quality-Driven Design by Bitwidth Optimization for Video Applications,' Proc. of Asia and South Pacific Design Automation Conference. 2003 https://doi.org/10.1109/ASPDAC.2003.1195074
  8. Cha, H., Oh, J., and Ha, R., 'Dynamic Frame Dropping for Bandwidth Control in MPEG Streaming System,' Multimedia Tools and Applications, Vo1.l9, No.2, pp. 155-178, 2003 https://doi.org/10.1023/A:1022195128444
  9. Hua, S., Qu, G., and Bhattacharyya, S. S., 'Energy Reduction Techniques for Multimedia Applications with Tolerance to Deadline Misses,' Proc. of Design Automation Conference, pp. 131-136, 2003 https://doi.org/10.1145/775832.775868
  10. Song, H., Kim, J., and Kuo, C.-C. J., 'Real-Time Encoding Frame Rate Control for H.263+ Video over the Internet,' Signal Processing: Image Communication, Vol.15, No.1-2, pp. 127-148. 1999 https://doi.org/10.1016/S0923-5965(99)00027-2
  11. Im, C., and Ha, S., 'Dynamic Voltage Scaling for Real-Time Multi-task Scheduling Using Buffers,' Proc. of Conference on Languages, Compilers, and Tools for Embedded Systems, pp. 88-94, 2004 https://doi.org/10.1145/997163.997176
  12. Burd, T. D., and Brodersen, R. W., 'Design Issues for Dynamic Voltage Scaling,' Proc. of International Symposium on Low Power Electronics and Design, pp.9-14, 2000 https://doi.org/10.1145/344166.344181
  13. University of British Columbia Image Processing Laboratory, http://www.ee.ubc.ca/image/
  14. Shin, D., Kim, W., Jeon, J., Kim, J., and Min, S. L., 'SimDVS: An Integrated Simulation Environment for Performance Evaluation of Dynamic Voltage Scaling Algorithms,' Proc. of Workshop on Power-Aware Computer Systems, 2002