Journal of the Institute of Electronics Engineers of Korea SD (대한전자공학회논문지SD)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

A New State Assignment Technique for Testing and Low Power

테스팅 및 저진력을 고려한 상태할당 기술 개발

  • Cho, Sang-Wook (Dept. of Computer Science & Engineering, Hanyang Univ) ;
  • Park, Sung-Ju (Dept. of Electrical Engineering Computer Science, Hanyang Univ)
  • Published : 2004.10.01
Download PDF
⟨ Previous Next ⟩

Abstract

The state assignment for a finite state machine greatly affects the delay, area, power dissipation, and testabilities of the sequential circuits. In order to improve the testabilities and power consumption, a new state assignment technique based on m-block partition is introduced in this paper. The algorithm minimizes the dependencies between groups of state variables are minimized and reduces switching activity by grouping the states depending on the state transition probability. In the sequel the length and number of feedback cycles are reduced with minimal switching activity on the state variables. Experiment shows significant improvement in testabilities and Power dissipation for benchmark circuits.

유한상태기의 상태할당은 이로부터 구현되는 순차회로의 속도, 면적, 테스팅 및 소비전력에 큰 영향을 미친다. 본 논문에서는 상태변수 그룹들 사이에 상호 의존성(dependency)을 최소화하여 테스팅 및 전력소모를 개선하기 위한 m-블록 분할을 이용한 새로운 상태할당 기술을 소개한다. 제안된 알고리듬은 상태들을 그룹으로 나누어 상태변수의 상호의존성을 줄이고, 상태천이 확률에 의해 결정된 무게인자에 따라 상태 간 상태변수의 변화를 최소로하는 코드를 할당하여 상태 천이시 스위칭 횟수를 줄인다. 즉 피드백 순환의 길이와 수는 상태 변수들 간에 최소 전환 활동으로 감소됩니다 벤치마크 회로에 대한 실험결과는 테스팅 및 소비전력이 현저히 개선되었음을 확인하였다.

Keywords

References

  1. P. Kalla and M. J. Ciesielski., 'A Comprehensive Approach to the Partial Scan Problem using Implicit State Enumeration,' Proc. Int'l. Test Conf., pp.651-657, Nov. 1998
  2. Xuejun Du, Gary Hachtel, Bill Lin, and A. Richard Newton, 'MUSE: A MUltilevel Symbolic Encoding Algorithm for State Assignment,' IEEE Trans on CAD., Vol. 10, NO. 1, pp. 28-38, January 1991 https://doi.org/10.1109/43.62789
  3. S Yang and M. J. Ciesielski, 'Optimum and Suboptimum Algorithms for Input Encoding and Its Relationship to Logic Minimization,' IEEE Trans. on CAD., Vol 10. No. 1. pp. 4-12, Jan. 1991 https://doi.org/10.1109/43.62787
  4. K. T. Cheng, and V. D. Agrawal, 'Design of Sequential Machines for Efficient Test Generation,' in Proc. of ICCAD, pp, 358-361, 1989 https://doi.org/10.1109/ICCAD.1989.76969
  5. G. De Micheli, 'Symbolic Design of Combinational Sequential Logic Circuits Implemented by Two-level Logic Macros,' IEEE TCAD, Vol. CAD-5, pp. 597-616, Oct. 1986
  6. R. K. Brayton, G. D. Hatchel, C. T. McMullen, and A. L. Sangiovanni - Vincentelli, Logic Minimization Algorithms for VLSI Synthesis, Norwell, MA: Kluwer Academic, 1984
  7. Z. Kohavi, Switching and Finite Automata Theory, McGraw-Hill, 1978
  8. E. Olson, S.M. Kang, 'Low-Power State Assignment for Finite State Machines,' in Proc. IEEE Intl. Workshop on Low Power Design, pp. 63-68, April 1995
  9. V. Veeramachaneni, A. Tyagi, S. Rajgopal, 'Re-encoding for Low Power State Assignment of FSMs,' in Proc. IEEE Intl. Symposium on Low Power Design, pp. 173-178, April 1995 https://doi.org/10.1145/224081.224112
  10. Chiusano S, Corno F, Prinetto P, Rebaudengo M, Sonza Reorda M, 'Guaranteeing testability in re-encoding for low power,' Test Symposium (ATS '97) Proceedings, Sixth Asian, pp. 30-35, 1997
  11. L.Benini and G. De. Micheli, 'State assignment for low power dissipation', IEEE Journal of Solid-State Circuits, vol. 30, March 1995 https://doi.org/10.1109/4.364440
  12. T. Villa et al., Synthesis of FSMs: Logic Optimization. New York: Kluwer Academic, 1997