The Transactions of the Korean Institute of Electrical Engineers D (대한전기학회논문지:시스템및제어부문D)

The Korean Institute of Electrical Engineers (대한전기학회)
권호 표지

Design and Fabrication of Second-Order Multibit Sigma-Delta Modulator

2차 멀티비트 Sigma-Delta 변조기 설계 및 제작

  • Published : 2004.09.01
Download PDF
⟨ Previous Next ⟩

Abstract

This paper presents block and timing diagrams of the DWA(data weighted averaging) to optimize a feedback time delay of the sigma-delta modulator. Through the Matlab modeling, the optimized coefficients of the integrators are obtained to design the modulator. And then the fully differential SC integrators, feedback DAC, 9-level quantizer, and DWA are designed by considering the nonideal characteristics of the modulator. The designed second-order multibit modulator is fabricated in a 0.35$\mu\textrm{m}$ CMOS process. The designed modulator achieves 73dB signal-to-noise ratio and 72dB dynamic range at 1.2Vp-p 585kHz input singal and 52.8MHz sampling frequency.

Keywords

References

  1. I. Galton, 'Delta-Sigma Data Conversion in Wireless Transceivers,' IEEE Transactions on Microwave Theory and Techniques, vol. 50, no. 1, pp. 302-316, Jan. 2002 https://doi.org/10.1109/22.981283
  2. A. Marques, V. Peluso, M. S. Steyaert, W. M. Sansen, 'Optimal Parameters for ${\Delta}{\Sigma}$ Modulator Topologies,' IEEE Transactions on Circuit and Systems, vol. 45, no. 9, pp. 1232-1241, Sep, 1998 https://doi.org/10.1109/82.718590
  3. B. P. Brandt, B. A. Wooley, 'A 50-MHz Multibit Sigma-Delta Modulator for 12-b 2-MHz AID Conversion,' IEEE J. Solid-State Circuits, vol. 26, pp. 1746-1756, Dec. 1999 https://doi.org/10.1109/4.104165
  4. B. W. Cho, P. Choi, J. R. Choi, D. H. Kwon, B. K Sohn, 'A Second-Order Sigma-Delta Modulator with a Gain Scaling of ADC and a Simple Multibit DAC', IEICE Trans. Fundamentals, Vol. E83-A, no. 6. Jun. 2000
  5. J. Grilo, I. Galton, K Wang, and R Montemayor, 'A 12-mW ADC Delta-Sigma Modulator With 00dB of Dynamic Range Integrated in a Single-Chip Bluetooth Transceiver,' IEEE J, Solid-State Circuits, vol. SC-37, pp. 271-278, Mar. 2002 https://doi.org/10.1109/4.987077
  6. Y. Greets, M Steyaert, and W. Sansen, 'A High-Performance Multibit ${Delta}{Sigma} CMOS ADC,' IEEE J. Solid-State Circuits, vol. SC-35, pp. 1829-1840, Dec. 2000 https://doi.org/10.1109/4.890296
  7. F. Chen, and B. Leung, 'A High Resolution Multibit Sigma-Delta Modulator with Individual Level Averaging,' IEEE J. Solid-State Circuits, vol. SC-30, pp. 453-460, Apr. 1995 https://doi.org/10.1109/4.375966
  8. M. R. Miller, C. S. Petrie, 'A Multibit Sigma-Delta ADC for Multimode Receivers,' IEEE J. Solid-State Circuits, vol. SC-38, pp. 475-482, Mar. 2003 https://doi.org/10.1109/JSSC.2002.808321