참고문헌
- J. J. F. Cavanagh, Digital Computer Arithmetic. New York: McGraw-Hill, 1984
- ISO/IEC 13818-1, 2, 3, Informational Technology-Coding of Moving Picture and Associated Autio, MPEG-2 Draft International Standard, 1994
- Martin Boliek, et al., JPEG 2000 Part I Final1191 Draft International Standard, ISO/IEC JTC1/SC29 WG1, 24 Aug. 2000
- O. L. MacSorley, 'High Speed Arithmetic in Binary Computers', Proc. IRE, vol. 49, Jan. 1961 https://doi.org/10.1109/JRPROC.1961.287779
- S.Waser and M. J. Flynn, Introduction to Arithmetic for Digital Systems Designers. New York: Holt, Rinehart and Winston, 1982
- A. R. Omondi, Computer Arithmetic Systems. Englewood Cliffs, NJ:Prentice-Hall, 1994
- Israel Koren, 'Computer Arithmetic Algorithms', John wiley Inc., pp. 71-123, 1993
- yoshita Harata, et al., 'A High-Speed Multiplier Using a Redundant Binary Adder Tree,' IEEE J. of Solide-State Circuits, Vol. sc-22, no. 1, pp.28-33, Feb 1987
- A. D. Booth, 'A Signed Binary Multiplication Technique', Quart. J. Math., vol. IV, pt. 2, 1952 https://doi.org/10.1093/qjmam/4.2.236
- C. S. Wallace, 'A Suggestion for a Fast Multiplier', IEEE Trans. Electron Comp., vol. EC-13, pp. 14-17, Feb. 1964 https://doi.org/10.1109/PGEC.1964.263829
- A. R. Cooper, 'Parallel architecture modified Booth multiplier,' IEE Proc.-G, vol. 135, pp. 125-128, 1988
- N. R. Shanbag and P. Juneja, 'Parallel implementation of a 4x4-bit multiplier using modified Booth's algorithm,' IEEE J. Solid-State Circuits, vol. 23, pp. 1010-1013, 1988 https://doi.org/10.1109/4.353
- G. Goto, T. Sato, M. Nakajima, and T. Sukemura, 'A 54x54 regular structured tree multiplier,' IEEE J. Solid-State Circuits, vol. 27, pp. 1229-1236, Sept. 1992 https://doi.org/10.1109/4.149426
- J. Fadavi-Ardekani, 'M NBooth encoded multiplier generator using optimized Wallace trees,' IEEE Trans. VLSI Syst., vol. 1, pp. 120-125, 1993 https://doi.org/10.1109/92.238424
- N. Ohkubo, M. Suzuki, T. Shinbo, T. Yamanaka, A. Shimizu, K. Sasaki, and Y. Nakagome, 'A 4.4 ns CMOS 5454 multiplier using pass-transistor multiplexer,' IEEE J. of Solid-State Circuits, vol. 30, pp. 251-257, Mar. 1995 https://doi.org/10.1109/4.364439
- A. Tawfik, F. Elguibaly, and P. Agathoklis, 'New realization and implementation of fixed-point IIR digital filters,' J. Circuits, Syst., Comput., vol. 7, no. 3, pp. 191-209, 1997 https://doi.org/10.1142/S0218126697000140
- A. Tawfik, F. Elguibaly, M. N. Fahmi, E. Abdel-Raheem, and P. Agathoklis, 'High-speed area-efficient inner-product processor,' Can. J. Elec. Comput. Eng., vol. 19, pp. 187-191, 1994
- F. Elguibaly and A. Rayhan, 'Overflow handling in inner-product processors,' in Proc. IEEE Pacific Rim Conf. Communication, Computers, and Signal Processing, Victoria, B.C., Canada, Aug. 20-22, 1997, pp. 117-120 https://doi.org/10.1109/PACRIM.1997.619915
- F. Elguibaly, 'A Fast Parallel Multiplier-Accumulator Using The Modified Booth Algorithm', IEEE, Trans. on circuits and Systems, vol. 27, pp. 902-908, Sep. 2000 https://doi.org/10.1109/82.868458
- T. Sakurai and A. R. Newton, 'Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas,' IEEE J. Solid-State Circuits, vol. 25, pp. 584-594, Feb. 1990 https://doi.org/10.1109/4.52187