Journal of the Institute of Electronics Engineers of Korea SD (대한전자공학회논문지SD)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

A Low Power Charge Sharing ROM using Dummy Bit Lines

더미 비트라인을 이용한 저전력 전하공유 롬

  • 양병도 (한국과학기술원 전자전산학과) ;
  • 김이서 (한국과학기술원 전자전산학과)
  • Published : 2004.05.01
Download PDF
⟨ Previous Next ⟩

Abstract

A shared-capacitor charge-sharing ROM (SCCS-ROM) using dummy bit lines is proposed. The SCCS-ROM reduces the bit line swing voltage using the charge-sharing technique of the conventional charge-sharing ROM (CS-ROM). Although the CS-ROM needs three small capacitors per output bit, the proposed SCCS-ROM shares the capacitors so that it needs only three capacitors. The SCCS-ROM implements the capacitors using dummy bit lines. This not only increases noise immunity but also reduces power. A SCCS-ROM with 8K${\times}$15bits implemented in a 0.35${\mu}{\textrm}{m}$ CMOS process. The SCCS-ROM consumes 8.63㎽ at 100MHz with 3.3V The simulation results show that the SCCS-ROM reduces 8.4% power compared to the CS-ROM.

더미 비트라인을 이용한 공유 커패시터 전하공유 롬(shared-capacitor charge-sharing ROM SCCS-ROM)이 제안되었다. SCCS-ROM은 기존의 전하공유 롬(charge-sharing ROM, CS-ROM)의 전하공유 기법으로 비트라인의 스윙전압을 줄였다. CS-ROM에서는 출력 비트 마다 3개의 작은 커패시턴스들이 필요하지만, 제안된 SCCS-ROM은 그 커패시터들을 공유함으로써 필요한 커패시터의 수를 단지 3개로 줄였다. 또한, 더미 비트라인들(dummy bit lines)로 커패시터들을 구현함으로써, 잡음내성을 증가시켰을 뿐만 아니라 소모전력 또한 줄였다. 8K×15bi1s의 SCCS-ROM이 0.35㎛ CMOS 공정으로 구현되었다. SCCS-ROM은 3.3V의 100㎒ 동작에서 8.63㎽의 전력을 소모하였다. 시뮬레이션에서 SCCS-ROM은 CS-ROM보다 8.4% 적은 전력을 소모하였다.

Keywords

References

  1. Edwin de Angel, Earl E. Swartzlander, Jr. 'Survey of Low Power Techniques for ROMs,' International Symposium on Low Power Electronics and Design, 1997, pp. 7-11 https://doi.org/10.1145/263272.263274
  2. M. M. Khellah, M. I. Elmasry, 'Low-Power Design of High-Capacitive CMOS Circuits Using a Shared-capacitor charge-sharing Scheme,' IEEE International Solid-State Circuits Conference, 1999, pp. 286-287 https://doi.org/10.1109/ISSCC.1999.759257
  3. Byung-Do Yang and Lee-Sup Kim, 'A Low Power Charge Recycling ROM Architecture,' IEEE Transactions on Very Large Scale Integration Systems, Vol. 11, No. 4, pp. 590-600, Aug. 2003 https://doi.org/10.1109/TVLSI.2003.816138
  4. Byung-Do Yang and Lee-Sup Kim, 'A Low Power ROM using Charge Recycling and Charge Sharing Techniques,' IEEE Journal of Solid-State Circuits, Vol. 38, No. 4, pp. 641-653, Apr. 2003 https://doi.org/10.1109/JSSC.2003.809516
  5. M. Hiraki, et al, 'Data-Dependent Logic Swing Internal Bus Architecture for Ultra low-Power LSI's,' IEEE Journal of Solid-State Circuits Conference, Vol. 30, No. 4, Apr. 1995, pp. 397-402 https://doi.org/10.1109/4.375959
  6. Byung-Do Yang and Lee-Sup Kim, 'Low power charge sharing ROM using dummy bit lines,' Electronic letters, Vol. 39, No. 14, pp. 1041-1042, 2003. 7 https://doi.org/10.1049/el:20030706