참고문헌
- J. M. Rabaey, Digital Integrated Circuits, A Design Perspective. Englewood Cliffs, NJ : Prentice-Hall, 1996
- S. Bothra, B. Rogers, M. Kellanm, and C. M. Osburn, 'Analysis of the effects of scaling on interconnect delay in ulsi circuits,' IEEE Trans. Electron Devices, vol. 40, pp. 591-597, Mar. 1993 https://doi.org/10.1109/16.199365
- T. Sakurai, 'Approximation of wiring delay in MOSFET LSI,' IEEE J. Solid-State Circuits, vol. SC-18, pp. 418-426, Aug. 1983
- A. Deutch et al., 'When are transmission-line effects important for on-chip interconnections?.' IEEE Trans. Microwave Theory Tech., vol. 45, pp. 1836-1846, Oct. 1997 https://doi.org/10.1109/22.641781
- Y. Massoud, S. Majors, T. Bustami, snd J. White, 'Layout techniques for minimizing on-chip interconnect self inductance,' in Proc. IEEE/ ACM Design Automat. Conf., June 1998, pp. 566-571 https://doi.org/10.1145/277044.277194
- Y. I. Ismail, E. G. Friedman, and J. L. Neves, 'Figures of merit to characterize the importance of on-chip inductance,' in Proc. IEEE/ACM Design Automat. Conf., June 1998, pp. 560-565 https://doi.org/10.1145/277044.277193
- L. T. Pillage, 'Coping with RC(L) interconnect design headaches,' in Proc. IEEE/ACM Int. Conf. Comput.-Aided Design, Sept. 1995, pp. 246-253 https://doi.org/10.1109/ICCAD.1995.480019
- H. B. Bakoglu and J. D. Meindl, 'Optimal interconnection circuits for VLSI,' IEEE Trans. Electron Devices, vol. ED-32, pp. 903-909, May. 1985
- V. Adler and E. G. Friedman, 'Repeater design to reduce delay and power in resistive interconnect,' in Proc. IEEE Int. Symp. Circuits Systems, June1997, pp. 2148-2151 https://doi.org/10.1109/ISCAS.1997.621595
- C. J. Alpert and A. Devgan, 'Wire segmenting for improved buffer insertion,' in Proc. IEEE/ACM Design Automat. Conf., June 1997, pp. 649-654
- T. Sakurai, A. R. Newton, 'A Simple MOSFET Model for Circuit Analysis,' IEEE Transactions on Electron Devices, vol. 38, No. 4, pp. 887-894, Apr. 1991 https://doi.org/10.1109/16.75219
- Y. I. Ismail and E. G. Friedman, 'Optimum repeater insertion based on a CMOS Delay model for on-chip RLC interconnect,' in Proc. IEEE ASIC Conf., Sept. 1998, pp. 369-373 https://doi.org/10.1109/ASIC.1998.723040
- H. B. Bakoglu, Circuits, Interconnentions, and Packaging for VLSI Addison-Wesley Publishing Company, 1990
- Y. I. Ismail and E. G. Friedman, 'Effects of inductance on the propagation delay and repeater insertion in VLSI circuits,' in Proc. ACM/IEEE Design Automat. Conf., June 1999, pp. 721-724
- Y. I. Ismail snd E. G. Friedman, and J. L. Neves, 'Repeater Insertion in Tree Structured Inductive Interconnect,' IEEE Trans. Circuits and Systems II, vol. 48, No. 5, May 2001 https://doi.org/10.1109/ICCAD.1999.810687