참고문헌
- E. B. Hogenauer, An economical class of digital filters for decimation and interpolatiion, IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-29, no. 2, pp. 155-162, April 1981 https://doi.org/10.1109/TASSP.1981.1163535
- M. Bellanger, G. Bonnerot, and M. Coudreuse, Digital filtering by polyphase network: Application to sample rate alteration and filter banks, IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-24, pp. 109-114, Apr. 1976 https://doi.org/10.1109/TASSP.1976.1162788
- H. K. Yang and W. M. Snelgrove, High speed polyphase CIC decimation filters, IEEE Internatiional Symposium on Circuits and Systems, Volume 2, pp. 229-232, 1996 https://doi.org/10.1109/ISCAS.1996.540394
- Y. Gao, L. Jia, and H. Tenhunen, A Partial-Polyphase VISI architecture for very high speed CIC decimation filters, IEEE Pacific Rim Conference on communications, computers and signal processing, pp. 317-320, 1999
- L. Ascari, A. Pierazzi, and C. Morandi, Low power implementation of a sigma delta decimation filter ffor cardiac application, IEEE Instrumentation and Measurement Technology Conference, pp. 750-755, Budapest, Hungary, May 21-23, 2001 https://doi.org/10.1109/IMTC.2001.928179
- R. W. Reitwiesner, Binary arithmetic, in Advances in Computers, New York: Academic, vol. 1, pp. 231-308, 1996
- K. Hwang, Computer Arithmetic: Principles, Architecture, and Design, New York: Wiley, 1979
- R. I. Hartley, Subexpression sharing in filters using canonic signed digit multipliers, IEEE Trans. Circuits and Systems-Ⅱ: Analog and Digital Signal Processing, vol. 43, No. 10, pp. 677-688, Oct. 1996 https://doi.org/10.1109/82.539000
- M. Tagyu, A. Nishihara, and N. Fujii, Fast FIR digital filter structures using minimal number of adders and its application to filter design, IEICE Trans. Fundamentals of Electronics Communications & Computer Sciences, vol. E79-A No. 8, pp. 1120-1129, Aug. 1996