The Transactions of the Korean Institute of Electrical Engineers D (대한전기학회논문지:시스템및제어부문D)

The Korean Institute of Electrical Engineers (대한전기학회)
권호 표지

Optimization Design Method for Inner Product Using CSHM Algorithm and its Application to 1-D DCT Processor

연산공유 승산 알고리즘을 이용한 내적의 최적화 및 이를 이용한 1차원 DCT 프로세서 설계

  • Published : 2004.02.01
Download PDF
⟨ Previous Next ⟩

Abstract

The DCT algorithm needs an efficient hardware architecture to compute inner product. The conventional design method, like ROM-based DA(Distributed Arithmetic), has large hardware complexity. Because of this reason, a CSHM(Computation Sharing Multiplication) was proposed for implementing inner product by Park. However, the Park's CSHM has inefficient hardware architecture in the precomputer and select units. Therefore it degrades the performance of the multiplier. In this paper, we presents the optimization design method for inner product using CSHM algorithm and applied it to implementation of 1-D DCT processor. The experimental results show that the proposed multiplier is more efficient than Park's when hardware architectures and logic synthesis results were compared. The designed 1-D DCT processor by using proposed design method is more high performance than typical methods.

Keywords

References

  1. J.S. Park, S.K. Kwon, and K. Roy, 'Low power reconfigurable DCT design based on sharing multiplication', In Proc. IEEE ICASS, Vol. 3, pp. 3116-3119, 2002 https://doi.org/10.1109/ICASSP.2002.1005347
  2. S.K. Kwon, J.S. Park, and K. Roy, 'DCT processor architecture based on computation sharing', In Proc. IEEE ICCSC, pp. 162-165, 2002 https://doi.org/10.1109/OCCSC.2002.1029070
  3. S.A. White, 'Applications of distributed arithmetic to digital signal processing : A tutorial review', IEEE ASSP Magazine, pp. 1-19, Jul. 1989 https://doi.org/10.1109/53.29648
  4. G.M. Blair and G.S. Taylor, 'Design for the discrete cosine transform in VLSI', IEE Proc. Comput. Digit. Tech., Vol. 145, No. 2, pp. 127-133, Mar. 1998 https://doi.org/10.1049/ip-cdt:19981911
  5. Bernie New, 'A distributed arithmetic approach to designing scalable DSP chips', EDN Design Feature, Vol. Aug-17, pp. 107-114, Aug. 1995
  6. J.S. Park, K. Muhammad and K. Roy, 'High-Performance FIR Filter Design Based on Sharing Multiplication', IEEE Trans. on VLSI, Vol. 11, pp. 244-253300, Apr. 2003 https://doi.org/10.1109/TVLSI.2002.800529
  7. K. Muhammad and K. Roy, 'Minimally redundant parallel implementation of digital filters and vector scaling', IEEE International Conference on Acoustics, Speech, and Signal Processing, Vol. 6, pp. 3295-3298, 2000 https://doi.org/10.1109/ICASSP.2000.860104
  8. W.H. Chen, C.H. Smithm and C.C. Fralick, 'A fast computational algorithm for the discrete transform', IEEE Trans. Commun., Vol. 6, COM-255, pp. 1004-1008, Sep. 1977 https://doi.org/10.1109/TCOM.1977.1093941
  9. B.G. Lee, 'A new algorithm to compute the discrete cosine transform', IEEE Trans. Acoust., Speech, Signal Processing, Vol. ASSP-32, pp. 1243-1245, Dec. 1984 https://doi.org/10.1109/TASSP.1984.1164443
  10. C. Loeffler, A. Ligtenberg and G.S. Moschytz, 'Practical fast DCT algorithm with 11 multiplications', Proc. IEEE ECASSP, Vol. 2, pp. 988-991, Feb. 1989 https://doi.org/10.1109/ICASSP.1989.266596