Dynamic Voltage Scaling Algorithms for Hard Real-Time Systems Using Efficient Slack Time Analysis

효율적인 슬랙 분석 방법에 기반한 경성 실시간 시스템에서의 동적 전압 조절 방안

  • 김운석 (서울대학교 전기컴퓨터공학부) ;
  • 김지홍 (서울대학교 전기컴퓨터공학부) ;
  • 민상렬 (서울대학교 전기컴퓨터공학부)
  • Published : 2003.12.01

Abstract

Dynamic voltage scaling(DVS), which adjusts the clock speed and supply voltage dynamically, is an effective technique in reducing the energy consumption of embedded real-time systems. The energy efficiency of a DVS algorithm largely depends on the performance of the slack estimation method used in it. In this paper, we propose novel DVS algorithms for periodic hard real-time tasks based on an improved slack estimation algorithm. Unlike the existing techniques, the proposed method can be applied to most priority-driven scheduling policies. Especially, we apply the proposed slack estimation method to EDF and RM scheduling policies. The experimental results show that the DVS algorithms using the proposed slack estimation method reduce the energy consumption by 20∼40 % over the existing DVS algorithms.

동적 전압 조절(DVS: Dynamic Voltage Scaling)은 온라인 상태에서 CMOS 회로의 공급 전압과 클락 속도를 동적으로 조절하는 것으로 내장형 실시간 시스템의 에너지 소모량을 줄이는데 매우 효과적인 기법이다. 일반적으로 DVS 알고리즘의 에너지 효율은 이의 슬랙 측정 방법에 의해 크게 좌우된다. 본 논문에서는, 향상된 슬랙 측정 방법에 기반한 주기적 경성 실시간 태스크들을 위한 새로운 DVS 알고리즘을 제안한다. 기존의 방법들과는 달리, 제안된 온라인 슬랙 측정 방안은 우선순위 기반 스케줄링의 기본적인 특성을 이용하며, 따라서 대부분의 우선순위 기반 스케줄링 정책에 대해 적용이 가능하다. 본 논문에서는, 이른종료시한우선(EDF: Earliest Deadline First) 스케줄링 정책과 주기-단조(RM: Rate Monotonic) 스케줄링 정책으로 대변되는 동적 및 고정 우선순위 스케줄링 정책에 대해 제안된 슬랙 측정 방안을 적용하는 방안을 제시한다. 또한, 모의 실험을 통해, 제안된 알고리즘은 기존의 DVS 알고리즘에 비해 프로세서의 에너지 소모량을 효과적으로(20∼40% 정도) 줄일 수 있음을 보인다.

Keywords

References

  1. T. Sakurai and A. R. Newton, 'Alpha-Power Law MOSFET Model and Its Application to CMOS Inverter Delay and Other Formulas.' IEEE Journal of Solid-State Circuits, vol. SC-25, No.2, pp. 584-589, Apr. 1990 https://doi.org/10.1109/4.52187
  2. I. Ripoll, A. Crespo and A. G. Fornes, 'An Optimal Algorithm for Scheduling Soft Aperiodic Tasks in Dynamic-Priority Preemptive Systems.' IEEE Transactions on Software Engineering, vol 23(6), pp. 388-400, 1997 https://doi.org/10.1109/32.601081
  3. J. P. Lehoczky and S. Ramos-Thuel, 'An Optimal Algorithm for Scheduling Soft Aperiodic Tasks Fixed-Priority Preemptive Systems.' in Proceedings of the IEEE Real-Time Systems Symposium, pp. 1l0-123, Dec. 1992 https://doi.org/10.1109/REAL.1992.242671
  4. S. Lee and T. Sakurai, 'Run-time Voltage Hopping for Low-power Real-Time Systems.' in Proceedings of the 37th Design Automation Conference, pp, 806-809, Jun. 2000 https://doi.org/10.1109/DAC.2000.855424
  5. M. Weiser, B. Welch, A. Demers, and S. Shenker, 'Scheduling for Reduced CPU Energy.' in Proceedings of the 1st USENIX Symposium on Operating Systems Design and Implementation, pp. 13-23, Nov. 1994
  6. F. Yao, A. Demers, and A. Shenker, 'A Scheduling Model for Reduced CPU Energy.' in Proceedings of the IEEE Foundations of Computer Science, pp. 374-382, 1995 https://doi.org/10.1109/SFCS.1995.492493
  7. G. Quan and X. S. Hu, 'Minimum Energy Fixed - Priority Scheduling for Variable Voltage Processors.' in Proceedings of the Design Automation and Test in Europe (DATE'02), pp. 782-787, Mar. 2002 https://doi.org/10.1109/DATE.2002.998388
  8. Y. Shin and K. Choi, 'Power Conscious Fixed Priority Scheduling for Hard Real-Time Systems.' in Proceedings of the Design Automation Conference, pp. 134-139, Jun. 1999 https://doi.org/10.1145/309847.309901
  9. Y. Shin, K. Choi, and T. Sakurai, 'Power Optimization of Real-Time Embedded Systems on Variable Speed Processors.' in Proceedings of the International Conference on Computer-Aided Design, pp. 365-368, Nov. 2000 https://doi.org/10.1109/ICCAD.2000.896499
  10. P. Pillai and K. G. Shin, 'Real-Time Dynamic Voltage Scaling for Low-Power Embedded Operating Systems.' in Proceedings of the 18th ACM Symposium on Operating Systems Principles (SOSP '01), pp. 89-102, 2001 https://doi.org/10.1145/502034.502044
  11. H. Aydin, R. Melhem, D. Mosse, and P. M. Alvarez, 'Dynamic and Aggressive Scheduling Techniques for Power-Aware Real-Time Systems.' in Proceedings of IEEE Real-Time Systems Symposium, Dec. 2001 https://doi.org/10.1109/REAL.2001.990600
  12. C. M. Krishna and Y. - H. Lee, 'Voltage-Clock Scaling Adaptive Scheduling Techniques for Low Power in Hard Real-Time Systems.' in Proceedings of the Sixth IEEE Real-Time Technology and Applications Symposium, pp. 156-165, Jun. 2000
  13. G. Flavius, 'Hard Real-Time Scheduling Using Stochastic Data and DVS Processors.' in Proceedings of the International Symposium on Low Power Electronics and Design, pp. 46-51, Aug. 2001
  14. I. Hong, G. Qu, M. Potkonjak, and M. B. Srivastava, 'Synthesis Techniques for Low-Power Hard Real-Time Systems on Variable Voltage Processor.' in Proceedings of the IEEE Real-Time Systems Symposium, pp. 178-187, Dec. 1998 https://doi.org/10.1109/REAL.1998.739744
  15. T. Pering and R. Brodersen, 'Energy Efficient Voltage Scheduling for Real-Time Operating Systems.' in Proceedings of the 4th IEEE Real-Time Technology and Applications Symposium, 1998
  16. T. S. Tia, J. W. -So Liu, and M. Shankar, 'Algorithms and Optimality of Scheduling Soft Aperiodic Requests in Fixed-Priority Preemptive Systems.' Real-Time Systems, 10(1):23-43, Jan. 1996 https://doi.org/10.1007/BF00357882
  17. D. Shin, W. Kim, J. Jeon, J. Kim, and S. L. Min, 'SimDVS: An Integrated Simulation Environment for Performance Evaluation of Dynamic Voltage Scaling Algorithms.' in Proceedings of Workshop on Power-Aware Computer Systems (PACS'02), Feb. 2002
  18. N. Kim, N. Ryu, S. Hong, M. Saksena, C. Choi, and H. Shin, 'Visual Assesment of a Real-Time System Design: a Case Study on a CNC Controller.' in Proceedings of IEEE Real-Time Systems Symposium, pp. 300-310, Dec. 1996 https://doi.org/10.1109/REAL.1996.563726
  19. C. Locke, D. Vogel, and T. Mesler, 'Building a Predictable Avionics Platform in Ada: a Case Study.' in Proceedings of IEEE Real-Time Systems Symposium, pp. 181-189, Dec. 1991 https://doi.org/10.1109/REAL.1991.160372
  20. D. Shin, J. Kim, and S. Lee, 'Intra-Task Voltage Scheduling for Low-Energy Hard Real-Time Applications.' IEEE Design and Test of Computers, vol. 18(2), pp. 20-30, Mar. 2001 https://doi.org/10.1109/54.914596