전자공학회논문지SC (Journal of the Institute of Electronics Engineers of Korea SC)

대한전자공학회 (The Institute of Electronics and Information Engineers)
권호 표지

처리율을 개선시킨 분산연산 방식의 IDCT 프로세서 설계

A Design of high throughput IDCT processor in Distrited Arithmetic Method

  • 발행 : 2003.11.01
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

본 논문에서는 가산기 기반 분산연산방식(Adder-Based DA)과 bit-serial방식을 적용한 8×l ID-IDCT프로세서를 제안하였다. 하드웨어 소모를 줄이기 위해 bit-serial 방식을 적용하고 동작 속도의 향상을 위해 분산연산 방식을 적용한다. 또한 계수식의 변환을 통해 하드웨어 구현의 규칙성과 크기를 줄일 수 있으며 동작 클럭수를 줄이기 위해 부호 확장 처리 방식을 제안한다. 합성결과 게이트 수는 총 17,504개가 사용되었고 이중에서 부호 확장처리단은 전체 구조에서 20.6%를 사용하게 된다. 짝수, 홀수 부분에서는 기존의 계수표현에서 non-zero 비트가 130개가되지만, 제안한 방식을 적용한 짝수와 홀수 부분에서의 non-zero 비트는 각각 28개와 32개로 54% 줄일 수 있었다. 또한 부호 확장 처리단의 제안함으로써 처리율은 2배가 향상되었고 설계한 IDCT 프로세서는 100㎒에서 50Mpixels/s의 처리율을 나타내었다.

In this paper, An 8${\times}$l ID-IDCT processor with adder-based distributed arithmetic(DA) and bit-serial method Is presented. To reduce hardware cost and to improve operating speed, the proposed 8${\times}$1 ID-IDCT used the bit-serial method and DA method. The transform of coefficient equation results in reduction in hardware cost and has a regularity in implementation. The sign extension computation method reduces operation clock. As a result of logic synthesis, The gate count of designed 8${\times}$1 1D-IDCT is 17,504. The sign extension processing block has gate count of 3,620. That is 20% of total 8${\times}$1 ID-IDCT architecture. But the sign extension processing block improves more than twice in throughput. The designed IDCT processes 50Mpixels per second and at a clock frequency of 100MHz.

키워드

참고문헌

  1. Stephen, Molloy, Rajeev, Jain. 'A 110-K Transistor 25-MPixel/s Configurable Image Transform Processor Unit', IEEE J. of Solid State Circuits, Vol. 33, No. 1, Jan, 1997 https://doi.org/10.1109/4.654940
  2. Y. Katayama; T.Kitsuki ; Y. Ooi. 'A block processing unit in a single-chip MPEG-2 video encoder LSI', in Proc. IEEE Workshop Signal Processing Systems, pp. 459-468, 1997 https://doi.org/10.1109/SIPS.1997.626317
  3. R. Rambaldi ; A. Ugazzoni; R. Guerrieri, 'A 35uW 1.1V gate array 8×8 IDCT processor for video-telephony', Proc. IEEE ICASSP, Vol. 5, pp. 2993-2996, 1998 https://doi.org/10.1109/ICASSP.1998.678155
  4. T. S. Chang, C.S. Kung, C. W. Jen, 'A Simple Processor Core Design for DCT/IDCT', IEEE Transactions on Circuits and Systems for Video Technology, Vol. 10, No. 3, pp. 439-447, April, 2000 https://doi.org/10.1109/76.836290
  5. 이철동, 정순기 'ROM 방식의 곱셈기를 이용한 $8{\times}8$ 2차원 DCT의 구현', 대한전자공학회논문지, Vol. 33-A, No. 11, pp. 152-161, 1996
  6. T. S. Chang, C.S. Kung, C. W. Jen, 'New distributed arithmetic algorithm and its application to IDCT', Circuits and Systems for VIdeo Technology, IEEE Transactions on circuit device Syst, Vol. 146, NO. 4, Aug, 1999 https://doi.org/10.1049/ip-cds:19990537
  7. Wendl Pan; Shams, A.; Bayoumi, M.A. 'NEDA:a new distributed arithmetic architecture and its application to one dimesional discrete cosine transform', Signal Processing Systems,1999.Sips 99. 1999 IEEE Workshop on, pp. 159-168, 1999 https://doi.org/10.1109/SIPS.1999.822321
  8. Nam Ik Cho; San Uk Lee, 'Fast algorithm and implementation of 2-D discrete cosine transform', IEEE Transactions on Circuits and Systems, Vol. 38, No. 3, pp. 297-305, March, 1991 https://doi.org/10.1109/31.101322
  9. Kyeounsoo Kim; Jong-Seog Koh, 'An area efficient DCT architecture for MPEG-2 video encoder', IEEE Transactions on Consumer Electronics, Vol. 45, No. 1, pp. 62-67, Feb, 1999 https://doi.org/10.1109/30.754418
  10. Tian Sheuan Chang; Jiun In Guo; Chein Wei Jen, 'A compact IDCT processor for HDTV applications', Signal Processing Systems,1999.SIPS 99.1999 IEEE Workshop on, pp. 151-158, 1999 https://doi.org/10.1109/SIPS.1999.822320
  11. Jen-Shiun Chiang; Yi-Fang Chiu; Teng-Hung Chang, 'A high throughput 2-dimensional DCT/IDCT architecture for real-time image and video system', Electronics, Circuits and Systems,2001. ICECS 2001. The 8th IEEE International Conference on , Volume; 2, 2-5 Sept. 2001 Page(s): 867-870 vol.2 https://doi.org/10.1109/ICECS.2001.957611
  12. Jiun-In Guo, 'A low cost 2-D inverse discrete cosine transform design for image compression', Circuits and Systems,2001. ISCAS 2001. The 2001 IEEE International Symposium on, Volume:4, 6-9 May 2001 Page(s): 658-661 vol. 4 https://doi.org/10.1109/ISCAS.2001.922323