ETRI Journal

Electronics and Telecommunications Research Institute (한국전자통신연구원)
권호 표지

Efficient Path Delay Testing Using Scan Justification

  • Received : 2002.04.26
  • Published : 2003.06.30
Download PDF
⟨ Previous Next ⟩

Abstract

Delay testing has become an area of focus in the field of digital circuits as the speed and density of circuits have greatly improved. This paper proposes a new scan flip-flop and test algorithm to overcome some of the problems in delay testing. In the proposed test algorithm, the second test pattern is generated by scan justification, and the first test pattern is processed by functional justification. In the conventional functional justification, it is hard to generate the proper second test pattern because it uses a combinational circuit for the pattern. The proposed scan justification has the advantage of easily generating the second test pattern by direct justification from the scan. To implement our scheme, we devised a new scan in which the slave latch is bypassed by an additional latch to allow the slave to hold its state while a new pattern is scanned in. Experimental results on ISCAS'89 benchmark circuits show that the number of testable paths can be increased by about 45 % over the conventional functional justification.

Keywords

References

  1. Proc. of IEEE Int'l Test Conf. Delay Test Generation. Ⅱ. Algebra and Algorithms Iyengar, V.S.;Rosen, B.K.;Spillinger, I.
  2. Proc. of IEEE Int'l Test Conf. Model for Delay Faults Based upon Paths Smith, G.L.
  3. Proc. of IEEE Int'l Conf. on Computer-Aided Design An Automatic Test Pattern Generator for the Detection of Path Delay Faults Reddy, S.;Lin, C.;Patel, S.
  4. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems On Path Selection in Combinational Logic Circuits Li, W.;Reddy, S.;Sahni, S.
  5. IEEE Trans. on VLSI Line Coverage of Path Delay Faults Majhi, A.;Agrawal, V.;Jacob, J.;Patnaik, L.
  6. Proc. of IEEE Int'l Test Conf. Selection of Potentially Testable Path Delay Faults for Test Generation Murakami, A.;Kajihara, S.;Sasao, T.;Pomeranz, R.;Reddy, S.
  7. Proc. of IEEE Int'l Test Conf. Finding a Small Set of Longest Testable Paths that Cover Every Gate Sharma, M.;Patel, J.
  8. IEEE Trans. on Computer-Aided Design On Delay Fault Testing in Logic Circuits Lin, C.;Reddy, S.
  9. Proc. of IEEE Int'l Symp. on Fault-Tolerant Computing An Enhancement to LSSD and Some Applications of LSSD in Reliability, Availability and Serviceability Dasgupta, S.;Walther, R.;Williams, T.
  10. Proc. of IEEE Design Automation Conf. Equivalence of Robust Delay-fault and Single Stuck-fault Test Generation Saldanha, A.;Brayton, R.;Sangiovanni-Vicentelli, A.
  11. Proc. of IEEE Int'l Test Conf. Delay Testing for Non-robust Untestable Circuits Cheng, K.T.;Chen, H.
  12. Proc. of IEEE/ACM Design Automation Conf. Delay Fault Coverage and Performance Tradeoffs Lam, W.;Saldanha, A.;Brayton, R.;Sangiovanni-Vicentelli, A.
  13. IEEE Trans. on Computers Synthesis of Delay-Verifiable Combinational Circuits Ke, W.;Menon, P.
  14. IEEE Trans. on Computer-Aided Design Synthesis of Robust Delay-Fault-Testable Circuits: Practice Devadas, S.;Keutzer, K.
  15. IEEE Trans. on Computer-Aided Design Validatable Non-Robust Delay-Fault-Testable Circuits via Logic Synthesis Devadas, S.;Keutzer, K.
  16. IEEE Trans. on Computers An Experimental Delay Test Generator for LSI logic Lesser, J.D.;Schedletsky, J.J.
  17. IEEE Trans. on Computers Test Pattern Generation for Path Delay Faults using Binary Decision Diagrams Bhattacharya, D.;Agrawal, P.;Agrawal, V.D.
  18. Proc. of Design Automation Conf. Test Generation for Path Delay Faults Based on Satistiability Cheng, C.A.;Gupta, S.K.
  19. Proc. of EURO-DAC Path Delay ATPG for Standard Scan Design Wittmann, H.;Henftling, M.
  20. ETRI J. v.23 no.3 Efficient Path Delay Test Generation for Custom Designs Kang, Sung-Ho;Underwood, Bill;Law, Wai-On;Konuk, Haluk
  21. Proc. of Int'l Conf. on Computer Design Path-Delay Fault Simulation for a Standard Scan Design Methodology Kang, S.;Law, W.;Underwood, B.
  22. Proc. of IEEE Int'l Symp. on Fault Tolerant Computing Advanced Automatic Test Pattern Generation Techniques for Path Delay Faults Schulz, M.H.;Fuchs, K.;Fink, F.
  23. IEEE Design and Test of Computers Generating Tests for Delay Faults in Nonscan Circuits Agrawal, P.;Agrawal, V.D.;Seth, S.C.
  24. Proc. of IEEE Asian Test Symp. An Automatic Test Pattern Generator for At-Speed Robust Path Delay Testing Hsu, Y.C.;Gupta, S.K.
  25. Proc. of IEEE Int'l Test Conf. Delay Testing with Clock Control: An Alternative to Enhanced Scan Tekumalla, R.C.;Menon, P.R.
  26. IEEE Trans. on Integrated Circuits and Systems On Variable Clock Methods for Path Delay Testing of Sequential Circuits Chakraborty, T.J.;Agrawal, V.D.;Bushnell, M.L.
  27. Proc. of IEEE VLSI design Path Delay Testing: Variable-Clock Versus Rated-Clock Majumder, S.;Agrawal, V.D.;Bushnell, M.L.
  28. Proc. of Asian Test Symp. Design for Hierarchical Two-pattern Testability of Data Paths Altaf-Ul-Amin Md.;Ohtake, S.;Fujiwara, H.
  29. Proc. of EURO-DAC DynaTAPP: Dynamic Timing Analysis with Partial Path Activation In Sequential Circuits Agrawal, P.;Agrawal, V.D.;Seth, S.C.