전자공학회논문지SC (Journal of the Institute of Electronics Engineers of Korea SC)

대한전자공학회 (The Institute of Electronics and Information Engineers)
권호 표지

전하 공유 및 글리치 최소화를 위한 D-플립플롭

A New Dynamic D-Flip-flop for Charge-Sharing and Glitch Reduction

  • Yang, Sung-Hyun (Dept. of Computer and Communication Engineering, Chungbuk National University) ;
  • Min, Kyoung-Chul (Mtekvision Co. Ltd.) ;
  • Cho, Kyoung-Rok (Dept. of Computer and Communication Engineering, Chungbuk National University)
  • Published : 2002.07.01
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

Abstract

본 논문에서는 전하 공유와 글리치 문제를 최소화한 새로운 동적 D-플립플롭을 제안하고, 이를 이용하여 128/129 분주 프리스케일러(prescaler)를 설계한다. 전하 공유 문제와 글리치 문제를 최소화함으로써 회로 동작의 신뢰도를 향상시켰으며 스위칭 트랜지스터의 공유로 전류 path를 줄여 저전력 특성을 얻을 수 있다. 또한 제안된 동적 D-플립플롭은 안정된 edge-trigger 동작을 보장하도록 설계되었다. 제안된 플립플롭의 성능 평가를 위해 $0.6{\mu}m$ CMOS 공정을 이용하여 128/129 분주 프리스케일러를 구성하였다. 5V 공급전압에서 최대 1.97GHz의 주파수까지 동작함을 확인하였으며 이때의 전류 소모는 7.453mA였다.

In this paper, a new dynamic D-flip-flop which does not suffer from charge sharing and glitch problems is proposed. And a dual-modulus divide-by-128/129 prescaler has been designed with the proposed D-flip-flops using a 0.6$0.6{\mu}m$ CMOS technology. Eleven-transistor architecture enables it to operate at the higher frequency range and the transistor merging technique contributes to the reduction of power consumption. At 5V supply voltage, the simulated maximum operating frequency and the current consumption of the divide-by-128/129 prescaler are 1.97GHz and 7.453mA, respectively.

Keywords

References

  1. H. Ogucy and E. Vittoz, 'CODYMOS frequency dividers achieve low power consumption and high frequency,' Electron. Lett., pp. 386-387, Aug. 23, 1973 https://doi.org/10.1049/el:19730286
  2. J. Yuan and C. Svensson, 'High-speed CMOS circuit technique,' IEEE J Solid-State Crcuits, vol. 24, no. 1, pp. 62-70, Feb. 1989 https://doi.org/10.1109/4.16303
  3. R. Rogenmoser, N. Felber, Q. Huang, and W. Fichtner, '1.16 GHz dual-modulus 1.2-${\mu}m$ CMOS prescaler,' in Proc IEEE 1993 CICC, San Diego, CA, pp. 27.6.1-27.6.4., May 1993 https://doi.org/10.1109/CICC.1993.590807
  4. Q. Huang and R. Rogenmoser, 'A glitch-free single-phase DFF for gigahertz applications,' in Proc. 1994 IEEE ISCAS, London, vol. 4, pp. 11-13, May 1994 https://doi.org/10.1109/ISCAS.1994.409184
  5. R. Rogenmoser, Q. Huang, and F. Piaza, '1.57 GHz asynchronous and 1.4 GHz dual-modulus 1.2- ${\mu}m$ CMOS prescaler,' in Proc. IEEE 1994 CICC, San Diego, CA, pp. 387-390, May 1994 https://doi.org/10.1109/CICC.1994.379697
  6. Q. Huang and R. Rogenmoser, 'Speed optimization of edge-triggered CMOS circuits for gigahertz single-phase clocks,' IEEE J. Solid-State Circuits, vol. 31, pp. 456-465, Mar. 1996 https://doi.org/10.1109/4.494209
  7. N. Foroudi and T. A. Kwasniewski, 'CMOS high-speed dual-modulus frequency divider for RF frequency synthesis,' IEEE J. Solid-State Circuits, vol. 30, pp. 93-100, Feb. 1995 https://doi.org/10.1109/4.341735
  8. B. Chang, J. Park, and W. Kim, 'A 1.2 GHz CMOS dual-modulus prescaler using new dynamic D-type flip-flops,' IEEE J. Solid-State Circuits, vol. 31, pp. 749-752, May 1996 https://doi.org/10.1109/4.509860
  9. C.-Y. Yang, G-.-K. Dehng, J.-M. Hsu, and S.-I. Liu, 'New dynamic flip-flops for high-speed dual-modulus prescaler,' IEEE J. Solid-State Circuits, vol. 33, pp. 1568-1571, Oct, 1998 https://doi.org/10.1109/4.720406
  10. K.-H. Sung and L.-S. Kim, 'Comments on New dynamic flip-flops for high-speed dual-modulus prescaler,' IEEE Trans. Solid-State Circuits, vol. 35, pp. 919-920, Jun. 2000 https://doi.org/10.1109/4.845197
  11. R. J. Baker, H. W. Li, and D. E. Boyce, CMOS Circuit Design, Layout, and Simulation, IEEE PRESS, 1998, ch. 14
  12. 민경철, 김용대, 박성희, 유영갑, '저전력 D-flipflop을 이용한 고성능 Dual-Modulus Pres-caler', 한국통신학회 논문지, 25권, 10A호, pp.1582-1589, 2000. 10
  13. S. -H. Yang, C. -H. Lee, and K. -R. Cho, 'A CMOS dual-modulus prescaler based on a new charge-sharing free D-flip-flop,' in Proc. 14th IEEE International ASIC/SOC Conference, Washington D.C., VA, pp. 276-280, Sep. 2001 https://doi.org/10.1109/ASIC.2001.954711