Journal of KIISE:Computer Systems and Theory (한국정보과학회논문지:시스템및이론)

Korean Institute of Information Scientists and Engineers (한국정보과학회)
권호 표지

Design of A Media Processor Equipped with Dual Cache

복수 캐시로 구성한 미디어 프로세서의 설계

  • Moon, Hyun-Ju (Dept. of Computer Science, Graduate School of Chungbuk National University) ;
  • Jeon, Joong-Nam (Dept. of Electrical Elecronic Computer Engineering, Chungbuk National University) ;
  • Kim, Suk-Il (Dept. of Electrical Elecronic Computer Engineering, Chungbuk National University)
  • 문현주 (충북대학교 대학원 전자계산학과) ;
  • 전중남 (충북대학교 전기전자및컴퓨터공학부) ;
  • 김석일 (충북대학교 전기전자및컴퓨터공학부)
  • Published : 2002.10.01
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, we propose a mediaprocessor of dual-cache architecture which is composed of the multimedia data cache and the general-purpose data cache to prevent performance degradation caused by memory delay. In the proposed processor architecture, multimedia data that are written in subword instructions are loaded in the multimedia data cache and the remaining data are loaded in the general-purpose data cache. Also, Ive use multi-block prefetching scheme that fetches two consecutive data blocks into a cache at a time to exploit the locality of multimedia data. Experimental results on MPEG and JPEG benchmark programs show that the proposed processor architecture results in better performance than the processor equipped with single data cache.

본 논문에서는 미디어 프로세서에서 메모리 지연으로 인한 성능 저하를 방지하기 위하여 멀티미디어 데이타 캐시와 일반 데이타 캐시로 구성된 이중 캐시 구조의 미디어 프로세서를 제안하였다. 제안된 프로세서에서는 응용 프로그램에서 서브워드 명령으로 표현되는 멀티미디어 데이타를 멀티미디어 캐시에 적재하고 나머지 데이타를 일반 데이타 캐시에 적재하도록 하였다. 또한 멀티미디어 데이타 캐시는 멀티미디어 데이타의 높은 지역성을 활용하도록 2개의 데이타 블록을 동시에 인출하는 선인출 기법을 적용하였다. MPEG과 JPEG 벤치마크에 대한 실험 결과, 제안한 프로세서의 캐시구조가 단일 캐시 구조에 비하여 성능이 우수하였다.

Keywords

References

  1. R B. Lee, 'Realtime MPEG video via software decompression on a PA-RISC processor,' COMPCON '95, pp.186-192, 1995 https://doi.org/10.1109/CMPCON.1995.512384
  2. A. Peleg and U. Weiser, 'MMX technology Extension to the Intel architecture,' IEEE Micro, Vol. 16, No.4, pp.42-50, August 1996 https://doi.org/10.1109/40.526924
  3. W. A. Samaras, N. Cherukuri and S. Venkataraman, 'The IA-64 Itanium processor cartridge,' IEEE Micro, Vol. 21, No.1, pp.82-89, January/February 2001 https://doi.org/10.1109/40.903064
  4. T. M. Conte, P. K. Dubey, M. D. Jennings, R. B. Lee, A. Peleg, S. Rathnam, M. Schlansker, P. Song and A. Wolfe, 'Challenges to combining general-purpose and multimedia processors,' IEEE Computer, Vol. 30, No. 12, pp.33-37, December 1997 https://doi.org/10.1109/2.642799
  5. C. Basoglu, W. Lee and J. S. O'Donnell, 'The MAP1000A VLIW mediaprocessor,' IEEE Micro, Vol. 20, No.2, pp.48-59, March/April 2000 https://doi.org/10.1109/40.848472
  6. G. Frantz, 'Digital signal processor trends,' IEEE Micro. Vol. 20, No.6, pp.52-59, November/December 2000 https://doi.org/10.1109/40.888703
  7. N. Mitchell, 'Philips TriMedia: a digital media convergence platform,' WESCON '97, pp.56-60, 1997 https://doi.org/10.1109/WESCON.1997.632319
  8. M. Tremblay and J. M. O'Connor, 'UltruSparc I : A four-issue processor supporting multimedia,' IEEE Micro, Vol. 16, No.2, pp.42-50, April 1996 https://doi.org/10.1109/40.491461
  9. T. Horel and G. Lauterbach. 'UltraSPARC-III : Designing third-generation 54-bit performance,' IEEE Micro, Vol. 19, No.3, pp.73-85, May/June 1999 https://doi.org/10.1109/40.768506
  10. R. B. Lee, 'Subword Parallelism with MAX -2,' IEEE Micro, Vol. 16, No.4, pp.51-59, August 1996 https://doi.org/10.1109/40.526925
  11. C. Hansen, 'Architecture of broadband media-processor,' IEEE COMPCON '96, pp.25-29, February, 1996 https://doi.org/10.1109/CMPCON.1996.501792
  12. H. Govindarajalu, A. Rengachari and A. Omondi 'DSTRlDE: Data-cache miss-address-based stride prefetching scheme for multimedia processors,' Proc. 6th Australasian Computer Systems Architecture Conference, pp.62-70, 2001 https://doi.org/10.1109/ACAC.2001.903360
  13. C. Hansen, 'Architecture of broadband mediaprocessor,' IEEE COMPCON '96, pp.25-29, February, 1996 https://doi.org/10.1109/CMPCON.1996.501792
  14. P. Kalapathy, 'Hardware-software interactions on Mpact,' IEEE Micro, Vol. 17, No.2, pp.20-26, March/April 1997 https://doi.org/10.1109/40.592309
  15. J. I. Baer and T. F. Chen, 'An effective on-chip preloading scheme to reduce data access penalty,' Proc. Supercomputing '91, pp.176-186, 1991 https://doi.org/10.1145/125826.125932
  16. T. F. Chen and J. L. Baer, 'Effective hardware-based data prefetching for high-performance processors,' IEEE Trans. Computers, Vol. 44, No. 5, pp.609-623, May, 1995 https://doi.org/10.1109/12.381947
  17. A. J. Smith, 'Cache memories,' ACM Computing Surveys, Vol. 14, pp.473-530, September, 1982 https://doi.org/10.1145/356887.356892