The KIPS Transactions:PartA (정보처리학회논문지A)

Korea Information Processing Society (한국정보처리학회)
권호 표지
DOI QR코드

DOI QR Code

Design of 6-bit 800 Msample/s DSDA A/D Converter for HDD Read Channel

HDD 읽기 채널용 6-bit 800 Msample/s DSDA 아날로그/디지털 변환기의 설계

  • 정대영 (삼성전자 근무) ;
  • 정강민 (성균관대 전기·전자 및 컴퓨터공학부)
  • Published : 2002.03.01
Download PDF
⟨ Previous Next ⟩

Abstract

This paper introduces the design of high-speed analog-to-digital converter (ADC) for hard disk drive (HDD) read channel applications. This circuit is bated on fast regenerative autozero comparator for high speed and low-error rate comparison operation, and Double Speed Dual ADC (DSDA) architecture for efficiently increasing the overall conversion speed of ADC. A new type of thermometer-to-binary decoder appropriate for the autozero architecture is employed for no glitch decoding, simplifying the conventional structure significantly. This ADC is designed for 6-bit resolution, 800 Msample/s maximum conversion rate, 390 mW power dissipation, one clock cycle latency in 0.65 m CMOS technology.

본 논문에서는 하드디스크 드라이브 읽기 채널용 아날로그/디지털 변환기를 설계하였다. 본 회로는 고속 저에러율 비교 동작이 가능한 빠른 regenerative autozero 비교기에 기반을 두고 있고, 아키텍쳐에 Double Speed Dual ADC(DADA) 방식을 사용하여 전체 A/D 변환기의 속도를 효과적으로 향상시켰다. 또한 autozero 구조에 적합한 새로운 타입의 thermometer-to-binary 디코더를 사용하여 글리치를 제거하였고 기존의 구조를 보다 최적화시켰다. 이 ADC는 6-bit, 해상도, msample/s 최대 변환속도로 설계되었으며, 390mW 전력 소모와 한 클럭주기의 latency를 가진다. 설계에 0.65m CMOS 공정을 사용하였다.

Keywords

References

  1. Behzad Razavi, 'Principles Data Conversion System Design,' IEEE PRESS, 1995
  2. Sanroku Tsukamoto, Ian Dedic, Toshiaki Endo, Kazuyoshi, Kikuta Goto, Osamu Kobayashi, 'A CMOS 6-b 200 Msample/s,' 3 V-Supply A/D Converter for a PRML Read Channel LSI, IEEE JSSS, Vol.31, No.11, pp.1831-1836, 1996 https://doi.org/10.1109/JSSC.1996.542408
  3. Mikael Gustavsson, J. Jacob Wikner, Nianxing Nick Tan, 'CMOS Data Converters for Communications,' KLUWER ACADEMIC BUBLISHERS, 2000
  4. R. Jacob Baker, Harry W. Li, David E. Boyce, 'CMOS Circuit Design, Layout, and Simulation,' IEEE PRESS, 1998
  5. Paul R. Gray, Robert G. Meyer, 'Analysis and design of analog integrated circuits,' John Wiley & Sons, 1993
  6. Sanroku Tsukamoto, William G. Schofield, Toshiaki Endo 'A CMOS 6-b 400-Msample/s ADC with Error Correction,' IEEE JSSS, Vol.33, No.12, pp.1939-1947, 1988 https://doi.org/10.1109/4.735534
  7. Kwangho Yoon, Sungkyung Park, Wonchan Kim, 'A 6b 500Msample/s CMOS flash ADC with a background Interpolated Autozeroing Technique,' ISSCC99, 1999
  8. Declan Dalton, George (Joe) Spalding, Hooman Reyhani, Tim Murphy, Ken Deevy, Mairtin Walsh, Patrick Griffin, 'A 200-MSPS 6-bit Flash ADC in 0.6 m CMOS,' IEEE TRANS. CIRCUITS AND SYSTEMS, Vol.45, No.11, pp. 1433-1443 1998 https://doi.org/10.1109/82.735355
  9. David F. Hoeschele Jr., 'Analog-to-Digital and Digital-to-Analog Conversion Technique,' JOHN WILEY & SONS, 1994
  10. Behzad Razavi, 'A 12-b 5-Msampl/s Two-step CMOS A/D Converter,' IEEE JSSC, Vol.27, No.12, pp.1667-1678, 1992 https://doi.org/10.1109/4.173092
  11. A. Rjoub, O. Koufopavlou, 'Low voltage swing gate for power consumption,' ISCAS 99, Proceedings of the 1999 IEEE International Symposium on Circuit and Systems, 1999 https://doi.org/10.1109/ISCAS.1999.777846
  12. Iuri Mehr, Declan Dalton, 'A 500 Msample/s 6-bit Nyquist Rate ADC for Disk Drive Read Channel Applications,' IEEE Proceedings, 2000