A DSP Architecture for High-Speed FFT in OFDM Systems

  • Lee, Jae-Sung (Computer Architecure Research Team, ETRI) ;
  • Lee, Jeong-Hoo (School of Electronics Engineering, Ajou University) ;
  • SunWoo, Myung-H. (School of Electronics Engineering, Ajou University) ;
  • Moh, Sang-Man (Computer Architecure Research Team, ETRI) ;
  • Oh, Seong-Keun (School of Electronics Engineering, Ajou University)
  • Received : 2001.07.12
  • Published : 2002.10.31

Abstract

This paper presents digital signal processor (DSP) instructions and their data processing unit (DPU) architecture for high-speed fast Fourier transforms (FFTs) in orthogonal frequency division multiplexing (OFDM) systems. The proposed instructions jointly perform new operation flows that are more efficient than the operation flow of the multiply and accumulate (MAC) instruction on which existing DSP chips heavily depend. We further propose a DPU architecture that fully supports the instructions and show that the architecture is two times faster than existing DSP chips for FFTs. We simulated the proposed model with a Verilog HDL, performed a logic synthesis using the 0.35 ${\mu}m$ standard cell library, and then verified the functions thoroughly.

Keywords

References

  1. Proc. IEEE Workshop Signal Processing Systems Trends in Compilable DSP Architecture Glossner, J.;Moreno, J.;Moudgill, M.;Derby, J.;Hokenek, E.;Meltzer, D.;Shvadron, U.;Ware, M.
  2. VDSL Alliance Draft Standard Proposal VDSL Alliance
  3. IEEE Comm. Mag. v.39 Programmable Implementations of xDSL Transceiver System Wiese, B.R.;Chow, J.S.
  4. Proc. IEEE Workshop Signal Processing Systems Fast ASIP Synthesis and Power Estimation for DSP Application Cousin, J.G.;Denoual, M.;Saille, D.;Sentieys, O.
  5. CARMEL DSP Core Data Sheet
  6. Philips Semiconductors’ R.E.A.L. DSP Core for Low-Cost Low-Power Telecommunication and Consumer Applications;Technical Backgrounder From Philips Semiconductors Philips Semiconductors Inc.
  7. TMS320C62xx User's Manual Texas Instruments Inc.
  8. SC140 DSP Core Reference Manual Motorola Semiconductors Inc.
  9. DSP16210 Digital Signal Processor Data Sheet Lucent Technologies Inc.
  10. Multiple and Parallel Execution Units in Digital Signal Processors;Smart Cores Articles Sheva, O.B.;Gideon, W.;Eran, B.
  11. Proc. IEEE Workshop on Signal Processing Systems Design and Implementation A Fixed-Point Multimedia DSP Chip for Portable Multimedia Services Ong, Soohwan;Sunwoo, Myung H.;Hong, Manpyo
  12. IEICE Trans. Fundamentals of Electronics, Communications and Computer Sciences v.E82-A A Fixed-Point DSP(MDSP) Chip for Portable Multimedia Ong, Soohwan;Sunwoo, M.H.
  13. Discrete-Time Signal Processing Oppenheim, A.V.;Schafer, R.W.
  14. Architectures for Digital Signal Processing Pirsch, P.
  15. Proc. IEEE Int’l Symp. Circuits and Syst. New Structures for Complex Multipliers and Their Noise Analysis Wenzler, A.;Luder, E.
  16. ETRI J. v.19 no.4 High-Speed Array Multipliers Based on On-the-Fly Conversion Moh, Sang-Man;Yoon, Suk-Han
  17. ETRI J. v.22 no.4 On-Chip Multiprocessor with Simultaneous Multithreading Park, Kyoung;Choi, Sung-Hoon;Chung, Yong-Wha