참고문헌
- J. Huang et al., 'A Multi-Winner Associative Memory', IEICE Trans. Inf. & Syst., Vol.E82-D, No.7, pp. 1117-1125, July 1999
- T.lkenaga et al., 'A fully parallel I-mb CAM LSI for real-time pixel-parallel image processing', IEEE JSSC, V.35, No.4, pp. 536-544, Apr. 2000 https://doi.org/10.1109/4.839913
- M. Alistair et al., 'A High Speed Reconfigurable Firewall Based On Prameterizable FPGA-Based Content Addressable Memories', Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications pp.1138-1144, June 1999
- T. Hanyu et al., 'A new neural network: Hybrid location-content addressable memory', neurocomputing, Vol.11 No.1, Mar. 1996 https://doi.org/10.1016/0925-2312(94)00078-6
- wysiwyg: 122/http://developer.intel.com/design/flcornp/isfbgrnd.htm
- K. Takeuchi et al., 'A Double-Level-Vth Select Gate Array Architecture for Multilevel NAND Flash Memories', IEEE. J. Solid-State Circuit, vol. 31, no. 4, Apr. 1996
- 채용웅 외 1, '부유게이트를 이용한 아날로그 어레이 설계', 대한전자공학회, pp. 800-807, 1998. 10
- Yong Yoong Chai, Floating gate MOSFET with reduced programming voltage', IEE Electronics Lett. Vol. 30, No.18, pp. 1536-1537, 1996 https://doi.org/10.1049/el:19941027
-
Yong Yoong Chai, 'A
$2{\times}2$ Analog Memory implemented with a special layout injector', IEEE Journal of Solid-State Circuits, June, 1996 https://doi.org/10.1109/4.509874 - Guerrieri et al., 'Low power analog absolute differencing circuit and architecuture', US patents, patent no. US5438293, Aug. 1, 1995
- L.G. Johnson et al., 'MOS implementation of winner-Take-All network with application to content-addressable memory', Electronics Lett., vol.27, no. 11, pp.957-958, May 1991 https://doi.org/10.1049/el:19910597