A High Density MIM Capacitor in a Standard CMOS Process

  • Published : 2001.09.01

Abstract

A simple metal-insulator-metal (MIM) capacitor in a standard $0.25{\;}\mu\textrm{m}$ digital CMOS process is described. Using all six interconnect layers, this capacitor exploits both the lateral and vertical electrical fields to increase the capacitance density (capacitance per unit area). Compared to a conventional parallel plate capacitor in the four upper metal layers, this capacitor achieves lower parasitic substrate capacitance, and improves the capacitance density by a factor of 4. Measurements and an extracted model for the capacitor are also presented. Calculations, model and measurements agree very well.

Keywords

References

  1. J. N. Burghartz, M. Soyeur, K. A. Jenkins, M. Kies, M. Dolan, K. J. Stein, J. Malinowski, and D. L. Harame, 'Integrated RF components in a SiGe bipolar technology,' IEEE J. Solid-State Circuits, vol. 32, pp. 1440-1445, Sept. 1997 https://doi.org/10.1109/4.628759
  2. H. Samavati, A. Hajimiri, A. R. Shahani, G. N. Nasserbakht, and T. H. Lee, 'Fractal Capacitors, ' IEEE J. Solid-State Circuits, vol. 33, pp. 2035-2041, Dec. 1998 https://doi.org/10.1109/4.735545
  3. T. H. Lee, The Design of CMOS Radio Frequency Integrated Circuits. Cambridge University Press. ISBN 0-521-63922-0, 1998
  4. IMEC, ASICs newsline issue 10, Europractice IC Service Office IMEC. B-3001 Leuven, Belgium. 2000
  5. T. E. Kolding, O. K. Jensen, and T. Larsen, 'Ground-Shielded Measuring Technique for Accurate On-Wafer Characterization of RF CMOS Devices,' Proceedings of IEEE International Conference on Microelectronic Test Structures (ICMTS), Monterey, California, USA, pages 246-251, March 2000 https://doi.org/10.1109/ICMTS.2000.844439
  6. T. E. Kolding, 'A Four-Step Method for De-Embedding Gigahertz On-Wafer CMOS Measurements,' IEEE Trans. Electron Devices, vol. 47, no. 4, pp. 734-740, Apr. 2000 https://doi.org/10.1109/16.830987