A Word Line Ramping Technique to Suppress the Program Disturbance of NAND Flash Memory

  • Lee, Jin-Wook (Memory Division, Semiconductor Business Samsung Electronics Co., Ltd.) ;
  • Lee, Yeong-Taek (Memory Division, Semiconductor Business Samsung Electronics Co., Ltd.) ;
  • Taehee Cho (Memory Division, Semiconductor Business Samsung Electronics Co., Ltd.) ;
  • Lee, Seungjae (Memory Division, Semiconductor Business Samsung Electronics Co., Ltd.) ;
  • Kim, Dong-Hwan (Memory Division, Semiconductor Business Samsung Electronics Co., Ltd.) ;
  • Wook-Ghee, Hahn (Memory Division, Semiconductor Business Samsung Electronics Co., Ltd.) ;
  • Lim, Young-Ho (Memory Division, Semiconductor Business Samsung Electronics Co., Ltd.) ;
  • Suh, Kang-Deog (Memory Division, Semiconductor Business Samsung Electronics Co., Ltd.)
  • 발행 : 2001.06.01

초록

When the program voltage is applied to a word line, a part of the boosted channel charge in inhibited bit lines is lost due to the coupling between the string select line (SSL) and the adjacent word line. This phenomenon causes the program disturbance in the cells connected to the inhibited bit lines. This program disturbance becomes more serious, as the word line pitch is decreased. To reduce the word line coupling, the rising edge of the word-line voltage waveform was changed from a pulse step into a ramp waveform with a controlled slope. The word-line ramping circuit was composed of a timer, a decoder, a 8 b D/A converter, a comparator, and a high voltage switch pump (HVSP). The ramping voltage was generated by using a stepping waveform. The rising time and the stepping number of the word-line voltage for programming were set to $\mutextrm{m}-$ and 8, respectively,. The ramping circuit was used in a 512Mb NAND flash memory fabricated with a $0.15-\mutextrm{m}$ CMOS technology, reducing the SSL coupling voltage from 1.4V into a value below 0.4V.

키워드

참고문헌

  1. K. D. Suh, B. H. Suh, Y. H. Lim, J. K. Kim, Y. J. Choi, Y. N. Koh, S. S. Lee, S.C. Kwon, B. S. Choi, J. S. Yum, J. H. Choi, J. R. Kim, and H. K. Lim, 'A 3.3 V 32Mb NAND flash memory with incremental step pulse programming scheme,' IEEE J. of Solid-State Circuits, vol.30, pp1149-1156, Nov. 1995 https://doi.org/10.1109/4.475701
  2. T. S. Jung, Y. J. Choi, K. D. Suh, B. H. Suh, J. K. Kim, Y. H. Lim, Y. N. Koh, 1. W. Park, K. J. Lee, J. H. Park, J. R. Kim, J. H. Lee, H. K. Lim, 'A 3.3 V 128Mb Multi-level NAND Flash memory for Mass Storage Applications,' IEEE J. Solid-State Circuits, vol. 31 , no. 11, pp. 1575-1583, Nov. 1996 https://doi.org/10.1109/JSSC.1996.542301
  3. T. Cho, Y. T. Lee, E. C. Kim, J. W. Lee, S. M. Choi, S. J. Lee, D. H. Kim, W. K. Han, Y. H. Lim, J. D. Lee, J. D. Choi, K.D. Suh, 'A 3.3V 1Gb Multi-Level NAND Flash Memory with Non-Unifor Threshold Voltage Distribution,' ISSCC Dig. Tech. papers, pp. 28-29, Feb. 2001 https://doi.org/10.1109/ISSCC.2001.912417
  4. Y. T. Lee, S. S. Lee, S. C. Kwon, Y.I. Seo, J. S. Yum, D. G. Lee, J. Y. Lee, T. H. Yoo, Y. N. Koh, J. D. Choi, K. D. Suh, 'A $134mm^2$ 3.3V 128Mb NAND Flash Memory with a Semi-Local Self-Boosting Scheme,' Journal of the Korea Physical Society, vol. 35 , pp. 879-883, Dec. 1999