Design of a Low Power Digital Filter Using Variable Canonic Signed Digit Coefficients

가변 CSD 계수를 이용한 저전력 디지털 필터의 설계

  • 김영우 (한국전자통신연구원) ;
  • 유재택 (안양대학교 전기전자공학과) ;
  • 김수원 (고려대학교 전기전자전파공학부)
  • Published : 2001.07.01

Abstract

In this Paper, an approximate processing method is proposed and tested. The proposed method uses variable CSD (VCSD) coefficients which approximate filter stopband attenuation by controlling the precision of the CSD coefficient sets. A decimation filter for Audio Codec '97 specifications has been designed having processor architecture that consists of program/data memory, arithmetic unit, energy/level decision, and sinc filter blocks, and fabricated with 0.6${\mu}{\textrm}{m}$ CMOS sea-of-gate technology. For the combined two halfband FIR filters in decimation filter, the number of addition operations were reduced to 63.5%, 35.7%, and 13.9%, compared to worst-case which is not an adaptive one. Experimental results show that the total power reduction rate of the filter is varying from 3.8 % to 9.0 % with respect to worst-case. The proposed approximate processing method using variable CSD coefficients is readily applicable to various kinds of filters and suitable, especially, for the speech and audio applications, like oversampling ADCs and DACs, filter banks, voice/audio codecs, etc.

본 논문에서는 많은 연산을 필요로 하는 디지털 필터의 저전력화를 위한 새로운 저전력 기법을 제안한다. 제안된 저전력 기법에서는 CSD (canonic signed digit)숫자의 유효 표현 범위를 결정하는 nonzero digit 와 ternary digit의 값에 따른 필터의 차단대역 특성 변화를 이용하여, 다단계의 필터 차단 대역 특성을 가지는 가변 CSD 계수를 얻고 이를 approximate processing 기법에 적용하였다. 제안된 저전력 필터 설계기법의 성능을 확인하기 위하여 4개의 필터 차단대역 특성을 사용하는 AC '97 과표본화 ADC용 decimation 필터의 설계에 적용하였다. Decimation필터 중 제안된 저전력 기법을 적용한 두 half-band 필터의 연산량은 제안된 기법을 적용하지 않은 경우에 비해 각각의 근사화 수준에서 단위 출력 샘플 당 63.5, 35.7, 13.9 %의 덧셈 연산만을 수행하여 필터의 출력을 얻을 수 있었다. Decimation 필터는 0.6㎛ CMOS SOG 라이브러리를 사용하여 제작·실험하였으며, 실험결과 입력 신호의 attenuation에 따라 전체 소모전력의 약 3.8 %에서 9 %의 소모전력이 감소되었음을 확인하였다. 제안된 가변 CSD 계수를 이용한 approximate processing 방식은 특히 음성 대역 및 오디오 대역의 신호처리와 과표본화 ADC/DAC의 decimation/interpolation과 같은 multirate 시스템에 적합하다.

Keywords

References

  1. A. P. Chandrakasan, S. Sheng, and R.W. Broderson, 'Low-Power CMOS Digital Design,' IEEE Journal of Solid-State Circuit, vol. 27, no. 4, pp. 473-483, Apr. 1992 https://doi.org/10.1109/4.126534
  2. Jeffrey T. Ludwig, S. Hamid Nawab, and Anantha P. Chandrakasan 'Low-Power Digital Filtering Using Approximate Processing,' IEEE Journal of Solid-State Circuit, vol. 31, no. 3, pp. 395-400, Mar. 1996 https://doi.org/10.1109/4.494201
  3. Chenghung James Pan, 'A Low-Power Digital Filter for Decimation and Interpolation using Approximate Processing,' in ISSCC Digest of technical papers, San Francisco, CA, 1997
  4. C. J. Pan, 'A Stereo Audio Chip Using Approximate Processing for Decimation and Interpolation Filters,' IEEE Journal of Solid-State Circuits, Vol. 35, No. 1, pp. 45-55, Jan. 2000 https://doi.org/10.1109/4.818919
  5. P.P. Vaidyanathan, 'Multirate Digital Filters, Filter Banks, Polyphase Networks, and Applications: A Tutorial,' Proceedings of the IEEE, vol. 78, no. 1, Jan. 1990 https://doi.org/10.1109/5.52200
  6. Quangfu Zhao and Yoshiaki Tdokoro, 'A Simple Design of FIR Filters with Powers-of-Two Coefficients,' in IEEE Trans. on Circuits and Systems, vol. 35, no. 5, May 1988 https://doi.org/10.1109/31.1785
  7. Henry Samueli, 'An Improved Search Algorithm for the Design of Multiplierless FIR Filters with Powers-of-two Coefficients,' IEEE Transactions on Circuits and Systems, vol. 36, no. 7, pp. 1044-1047, Jul. 1989 https://doi.org/10.1109/31.31347
  8. Brian P. Brandt and Bruce A. Wooley, 'A Low-Power, Area-Efficient Digital Filter for Decimation and Interpolation,' IEEE Journal of Solid-State Circuit, vol. 29, no. 6, pp. 679-687, Jun. 1994 https://doi.org/10.1109/4.293113
  9. Y.W. Kim, Y.M. Yang, J.T. Yoo, and S.W. Kim, 'Approximate Processing for Low-Power Digital Filtering Using Variable Canonic Signed Digit Coefficients,' IEE Electronisc Letters, vol. 36, no. 1, Jan. 2000 https://doi.org/10.1049/el:20000050
  10. P. P Vaidyanathan, T. Q. Nguyen, 'A Trick for the Design of FIR Half-Band Filters,' IEEE Trans. on Circuit and Systems, vol. CAS-34, no. 3, pp. 1040-1047, Mar. 1987
  11. E.C. Ifeachor and B.W. Jervis, Digital Signal Processing A Practical Approach, Workingham, Addison-Wesley, 1993
  12. AC97 Work Group, Audio Codec 97 Components Specification, Rev. 1.03, Intel Corp., 1996