참고문헌
- L. T. Pillage and R. A. Rohrer, 'Asymptotic waveform evaluation for timing analysis' , IEEE Trans. Computer Aided Design, Vol. 9, p. 352, 1990 https://doi.org/10.1109/43.45867
- C. L. Ratzlaff and L. T. Pillage, 'RICE: Rapid Interconnect circuit evaluation using AWE', IEEE Trans. On Comput-Aided Des. Integrated Circuits & Syst., vol.13, no.6, pp.763-776, June 1994 https://doi.org/10.1109/43.285250
- T. Sakurai, 'Closed-form expression for interconnect delay, coupling, and crosstalk in VLSI's', IEEE Tram. Electron Devices, vol.40, no.1, pp.118-124, Jan. 1993 https://doi.org/10.1109/16.249433
- B. Kahng and S. Muddu, 'An analytical delay model for RLC interconnects', IEEE Trans. CADICS., vol.16, no.12, pp.1507-1514, Dec. 1997 https://doi.org/10.1109/43.664231
- W. R. Eisenstadt and Y. Eo, 'S-parameterbased IC interconnect transmission line characterization', IEEE Trans. Compo Hybrids, Manuf Technol., vol.15, no.5, pp.483-490, Aug. 1992
- B. Krauter and S. Mehrotra, 'Layout based frequency dependent inductance and resistance extraction for on-chip interconnect timing analysis', Proc. 37th ACM/IEEE Design Automation Conf., pp.303-308, 1998
- Y. Massoud, S. Majors, T. Bustami, and J. White, 'Layout techniques for minimizing on-chip interconnect self inductance', Proc. 35th ACM/IEEE Design Automation Conf., pp.566-571. 1998 https://doi.org/10.1145/277044.277194
- Y. I. Kismail, E. G. Friedman, and J L. Neves. 'Figure of merit to characterize the importance of on-chip inductance'. Proc. 35th ACM/IEEE Design Automation Conf., pp.560-565. 1998 https://doi.org/10.1145/277044.277193
- M. W. Beattie and L. T. Pileggi, 'IC analyses including extracted inductance models', Proc. 36th ACM/IEEE Design Automation Conf., pp.915-920. 1999 https://doi.org/10.1109/DAC.1999.782224
- S. V. Morton. 'On-chip inductance issues in multiconductor systems', Proc. 36th ACM/IEEE Design Automation Conf., pp.921-926, 1999 https://doi.org/10.1109/DAC.1999.782228
- J. F. Davis and J. D. Meindl, Symp. on VLSI Tech., pp. 165-166, 1999 https://doi.org/10.1109/VLSIT.1999.799395
- B. Krauter, S. Mehrotra, and V. Chandramouli, 'Including inductive effect in interconnect timing analysis', IEEE Custom integrated circuits conf., pp.445-452, 1999 https://doi.org/10.1109/CICC.1999.777320
- J. -K. Wee, Y. -J. Park, H . -S. Min, D. -H. Cho, M. -H. Seung, and H. -S. Park, 'Modeling the substrate effect in interconnect line characteristics of high-speed VLSI circuits', IEEE Trans. Microwave Theory & Tech., vol.46. no.10, pp.1436-1443, Oct. 1998 https://doi.org/10.1109/22.721145
- D. F. Williams, U. Arz, and H. Grabinski, 'Accurate characteristic impedance measurement on silicon', 1998 IEEE MTT-S Digest, 1998 https://doi.org/10.1109/MWSYM.1998.700955
- T. Shibata and E. Sana, 'Characterization of MIS structure coplanar transmission lines for investigation of signal propagation for investigation of signal propagation in pp.881-890, July 1990 https://doi.org/10.1109/22.55780
- Deutsch, G. V. Kopcsay, P. J. Restle, H. H. Smith, G. Katopis, W. D. Becker, P. W. Coteus, C. W. Surovic, B. J. Rubin, R. P. Dunne, Jr., T. Gallo, K. A. Jenkins, I .. M. Terman, R. H. Dennard, G. A. Sai-Halasz, B. L. Krauter, and D. R. Knebel, 'When are transmission-line effects important for on-chip interconnects ?', IEEE Trans. Microwave Theory & Tech., vol.45, no.10, pp.1836-1834, Oct. 1997 https://doi.org/10.1109/22.641781