References
- P. Vorenkamp and R. Roovers, 'A 12-b, 60-MSample/s cascaded folding and interpolating ADC,' IEEE J. Solid-State ?Circuits, vol. 32, pp. 1876-1886, Dec. 1997 https://doi.org/10.1109/4.643646
- J. M. Ingino and B. A. Wooley, 'A continuously calibrated 12-b, 10-MS/s, 3.3-V A/D converters,' IEEE J. Solid-State Circuits, vol. 33, pp. 1920-1931, Dec.1998 https://doi.org/10.1109/4.735532
- G. C. Ahn, H. C. Choi, S. I. Lim, S. H. Lee, and Chul-Dong Lee, 'A 12-b, 10-MHz, 250-mW CMOS A/D converter,' IEEE J. Solid-State Circuits, vol. 31, pp. 2030-2035, Dec. 1996 https://doi.org/10.1109/4.545827
- L. A. Singer and T. L. Brooks, 'A 14-bit lOMHz calibration-free CMOS pipelined A/D converter,' in Symp. VLSI Circuits Dig. Tech Papers, June 1996, pp.94-95 https://doi.org/10.1109/VLSIC.1996.507727
- J. L. McCreary and P. R. Gray, 'All-MOS charge redistribution analog-to-digital conversion techniques-Part I,' IEEE J. SolidState Circuits, vol. SC-10, pp.371 -379, Dec.1975
- J. B. Shyu, G. C. Ternes, and K. Yao, 'Random error in MOS capacitors,' IEEE J. Solid-State Circuits, vol. SC-17, pp.1070-1076, Dec. 1982 https://doi.org/10.1109/JSSC.1982.1051862
- M. J. McNutt, S. LeMarquis, and J. L. Dunkley, 'Systematic capacitance matching errors and corrective layout procedures,' IEEE J. Solid-State Circuits, vol. 29, pp. 611-616, May 1994 https://doi.org/10.1109/4.284714
- S. H. Lee and B. S. Song, 'Digital-domain calibration of multistep analog-to-digital converters,' IEEE J. Solid-State Circuits, vol. 27, pp. 1679-1688, Dec. 1992 https://doi.org/10.1109/4.173093
- S. U. Kwak, B. S. Song, and K. Bacrania, 'A 15-b 5-MSample/s low-spurious CMOS ADC,' IEEE J.Solid-State Circuits, vol. 32, pp. 1866-1875, Dec. 1997 https://doi.org/10.1109/4.643645
- H. S. Lee, D. A. Hodges, and P. R. Gray, 'A self-calibration 15-bit CMOS A/D converter,' IEEE J. Solid-State Circuits, vol. SC-19, pp. 813-819, Dec. 1984 https://doi.org/10.1109/JSSC.1984.1052231
- D. A. Mercer, 'A 14-b, 2.5 MSPS pipelined ADC with on-chip EPROM,' IEEE J. Solid -State Circuits, vol.31, pp.70-76, Jan. 1996 https://doi.org/10.1109/4.485867
- Y. M. Lin, B. Kim, and P. R. Gray, 'A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3-um CMOS,' IEEE J. Solid-State Circuits, vol.26, pp.628-635, Apr. 1991 https://doi.org/10.1109/4.75065
- T. B. Cho and P. R. Gray, 'A 10 b, 20 Msample/s, 35mW pipelined A/D converter,' IEEE J. Solid-State Circuits, vol. 30, pp. 166-172, Mar. 1995 https://doi.org/10.1109/4.364429
- S. Lewis, 'Optimizing the stage resolution in pipelined, multistage, analog-to-digital converters for video-rate applications,' IEEE J. Solid-State Circuits, vol. 27, pp.516-522, Aug.l992 https://doi.org/10.1109/82.168943
- P. C. Yu and H. S. Lee, 'A 2.5-V, 12-b, 5-MSample/s pipelined CMOS ADC, IEEE J.Solid-State Circuits, vol. 31, pp. 184-1861, Dec. 1996 https://doi.org/10.1109/4.545805
- P. C. Yu and H. S. Lee, 'A Pipelined A/D Conversion Technique with Near-Inherent Monotonicity,' IEEE Trans.Circuits Syst.II, vol. 42, pp, 500-502 July, 1995 https://doi.org/10.1109/82.401178
- Y. D. jeon, B. Y. jeon, S. C. Lee, S. M. Yoo, and S. H. Lee, 'A 12b 50 MHz 3.3V CMOS acquisition time minimized A/D converter,' in Proc. ASP-DAC, Yokohama Japan, Jan. 2000, pp.613-616 https://doi.org/10.1109/ASPDAC.2000.835173
- Y. D. Jeon, S. C. Lee, S. M. Yoo, and S. H. Lee, 'Acquisition-time minimization and merged-capacitor switching techniques for sampling-rate and resolution improvement of CMOS ADCs,' in Proc. IEEE Int. Symp. Cirsuits and Systems, May 2000, Geneva, Switzerland, vol. 3, pp. 451-454 https://doi.org/10.1109/ISCAS.2000.856094