References
- C. Lin (edited), Optoelectronic Thchnology and Lightwave Communication Systems, Van Norstrand Reinhold, New York, NY, 1989
- J. W. Goodman, F. J. Leonberger, S. Y Kung, R A Athale, 'Optical interconnections for VLSI systems,' Proc. IEEE, Vol. 72, pp. 850-859, 1984
- D. C. Wunsch, T. P. Caudell, C. D. Capps, R. J. Marks, R. A. Falk, 'An optoelectronic implementation of the adaptive resonance neural network,' IEEE Tran. Neural Networks, Vol. 4, No.4, pp. 673-684, July 1993 https://doi.org/10.1109/72.238321
- C.-S. U, H. S. Stone, Y. Kwark, C. M. Olsen, 'Fully differential optical interconnections for high-speed digital systems,' IEEE Trans. VLSI Systems, Vol. 1, No.2, pp. 151-163, June 1993 https://doi.org/10.1109/92.238421
- R. A. Nordin, W. R. Holland and M. A. Shahid, 'Advanced optical interconnection technology in switching equipment,' IEEE/OSA Jour. Lightwave Technology, Vol. 13, No. 6, pp. 987-994, June 1995 https://doi.org/10.1109/50.390216
- Y.-M. Wong et al., 'Technology development of a high-density 32-channel 16 Gb/s optical data link for optical interconnection applications for the Optoelectronic Technology Consortium (OETC),' IEEE/OSA Jour. Lighwave Technology, Vol. 13, No.6, pp. 995-1016, June 1995 https://doi.org/10.1109/50.390217
- J. F. Ewen, K. P. Jackson, R. J. S. Bates, and E. B. Flint, 'GaAs fiber-optic modules for optical data processing networks,' IEEE/OSA Jour. Lightwave Technology, Vol. 9, No. 12, pp. 1755-1763, Dec. 1991 https://doi.org/10.1109/50.108721
- M. Soda, T. Suzaki, T. Morikawa, H. Tezuka, C. Ogawa, S. Fujita, H. Tekemura, and T. Tashiro, 'A Si bipolar chip set for 10 GB/s optical receiver,' Tech Digest IEEE Inter. Solid-State Circuits Corference, pp. 100-101, San Francisco, CA, Feb. 1992 https://doi.org/10.1109/ISSCC.1992.200431
- P. J. Lim, A. Y. C. Tzeng, H. L. Chuang, and S. A. St. Onge, 'A 3.3-V monolithic silicon photodetector/CMOS preamplifier for 531 Mb/s optical data link applications,' Tech Digest IEEE Inter. Solid-State Circuits Corference, pp. 96-97, San Francisco, CA, Feb. 1993 https://doi.org/10.1109/ISSCC.1993.280069
- N. Ishihara, et al., '3.3V 50Mb/s CMOS transceiver for optical burst-mode communications,' Tech Digest IEEE Inter. Solid-State Circuits ?Conference, pp. 54-55, San Francisco, CA, Feb. 1997 https://doi.org/10.1109/ISSCC.1997.585372
- J. Yang, J. Choi, D. M. Kuchta, K. G. Stawiasz, P. Pepeljugoski, and H. A. Ainspan, 'A 3.3-V, 500-Mb/s/ch parallel optical receiver in 1.2-um GaAs technology,' IEEE Jour. Solid-State Circuits, Vol. 33, No. 12, pp. 2197-2204, Dec. 1998 https://doi.org/10.1109/4.735704
- D. A. Neaman, Semiconductor Physics & Devices - Basic Principles (2nd Ed), McGraw- Hill, Inc., 1997
- N. Ishihara, and Y. Akazawa, 'A monolithic 156 Mb/s clock and data recovery PLL circuit using the sample-and-hold technique,' IEEE Jour. Solid-State Grants, Vol. 29, pp. 1566-1571, Dec. 1994 https://doi.org/10.1109/4.340432