The Transactions of the Korean Institute of Electrical Engineers C (대한전기학회논문지:전기물성ㆍ응용부문C)

The Korean Institute of Electrical Engineers (대한전기학회)
권호 표지

The Characteristics of a Dual gate Trench Emitter IGBT

이중 Gate를 갖는 Trench Emitter IGBT의 특성

  • 강영수 (아주대 대학원 전자공학과) ;
  • 정상구 (아주대 공대 전자공학과)
  • Published : 2000.09.01
Download PDF
⟨ Previous Next ⟩

Abstract

A dual gate trench emitter IGBT structure is proposed and studied numerically using the device simulator MEDICI. The on-state forward voltage drop latch-up current density turn-off time and breakdown voltage of the proposed structure are compared with those of the conventional DMOS-IGBT and trench gate IGBT structures. The proposed structure forms an additional channel and increases collector current level resulting in reduction of on -state forward voltage drop. In addition the trench emitter increases latch-up current density by 148% in comparison with that for the conventional DMOS-IGBT and by 83% compared with that for the trench gate IGBT without degradation in breakdown voltage when the half trench gate width(Tgw) and trench emitter depth(Ted) are fixed at $1.5\mum\; and\; 2\mum$, respectively

Keywords

References

  1. B. J. Baliga, Power Semiconductor Devices, PWS, 1996
  2. V. Benda, et al., Power Semiconductor Devices, JOHN WILEY & SONS, 1999
  3. Y. S. Huang and B. J. Baliga, 'Extension of resurf principle to dielectric isolated power device,' Proc. 3rd ISPSD, pp. 27-30, 1991 https://doi.org/10.1109/ISPSD.1991.146059
  4. B. J. Baliga et al., 'Supressing latchup in insulated gate transistors,' IEEE Trans. Device Letters, Vol. EDL-5, No.8. pp. 323-325 Aug. 1984
  5. S. Eranen and M. Blomberg, 'The vertical IGBT with an implanted buried layer,' Proc. ISPSD, pp. 211-214, 1991 https://doi.org/10.1109/ISPSD.1991.146102
  6. D. R. Disney and J. D. Plummer, 'SOI LIGBT devices with a dual p-well implant for improved latching characteristics,' Proc. ISPSD, pp. 254-258, 1993 https://doi.org/10.1109/ISPSD.1993.297132
  7. S. Matsumoto, et al, 'A novel high speed quasi-SOI power MOSFET with supressed parasitic bipolar effect fabricated by reversed silicon wafer direct bonding,' IEDM Tech Digest, pp. 949-951, 1996 https://doi.org/10.1109/IEDM.1996.554139