A New Snubber Circuit for Four-Level Inverter and Converter

4-레벨 인버터 및 컨버터를 위한 새로운 스너버회로

  • 김인동 (부경대 전기·제어계측공학부) ;
  • 노의철 (부경대 전기·제어계측공학부)
  • Published : 2000.09.01

Abstract

This paper proposes a new snubber circuit for 4-level inverter and converter. The snubber circuit makes use of Undeland snubber and McMurray efficient snubber as basic snubber unit and can be regarded as a generalized combined Undeland and McMurray efficient snubber. The proposed snubber keeps such good features as fewer number of components improved efficiency due to low snubber loss capability of clamping overvoltage across main switching devices and no unbalance problem of blocking voltage. Furthermore the proposed concept of constructing a snubber circuit for 4-level inverter and converter can apply to any level of converterand inverter.

Keywords

References

  1. Nam S. Choi, Jung G. Cho and Gyu H. Cho, 'A General Circuit Topology of Multilevel Inverter,' IEEE PESC, pp96-103, 1991 https://doi.org/10.1109/PESC.1991.162660
  2. C. Hochgraf, R. Lasseter, D. Divan and T. A. Lipo, 'Comparison of Multilevel Inverter for Static Var Compensation,' IEEE IAS Annual Meeting Conf. Record, pp. 921-928, 1994 https://doi.org/10.1109/IAS.1994.377528
  3. J.-S. Lai and F. Z. Peng, 'Multilevel Converters-A New Breed Power Converters,' IEEE LAS Annual Meeting Conf. Record, pp. 2348-2356, 1995 https://doi.org/10.1109/IAS.1995.530601
  4. Nam S. Choi, Cuk C. Cho and Gyu H. Cho, 'Modeling and Analysis of a Static Var Compensator using Multilevel Voltage Source Inverter,' IEEE IAS Annual Meeting Conf. Record, pp. 356-365, 1993 https://doi.org/10.1109/IAS.1993.299006
  5. F. Z. Peng, J.-S. Lai, J. Mckeever and J. VanCoevering, 'A Multilevel Voltage-Source Inverter with Separate DC source for Static Var Generation,' IEEE IAS Annual Meeting Conf. Record, pp. 2541-2548, 1995 https://doi.org/10.1109/IAS.1995.530626
  6. G. Shnha, C. Hochgraf, R.H. Lasseter, D.M. Divan T.A. Lip, 'Fault Protection in a Multilevel Inverter Implementation of a Static Condenser,' IEEE IAS Annual Meeting Conf. Record, pp. 2557-2564, 1995 https://doi.org/10.1109/IAS.1995.530628
  7. B. S. Suh, D. S. Hyun and H. K. Choi, 'A Circuit Design for Clamping an Overvoltage in Three-level GTO Inverters,' IEEE IECON, pp651-656, 1994 https://doi.org/10.1109/IECON.1994.397854
  8. T. Undeland, F. Jenset, A. Steinbakk, T. Rogne and H. Hernes, 'A Snubber Configuration for Both Power Transistor and GTO PWM Inverters,' IEEE PESC, pp42-53, 1984
  9. W. McMurray, 'Efficient Snubbers for Voltage-Source GTO Inverters,' IEEE Trans. Pow. Elec., vol. PE-2, No. 3, pp. 264-272, July 1987