The Transactions of the Korean Institute of Electrical Engineers C (대한전기학회논문지:전기물성ㆍ응용부문C)

The Korean Institute of Electrical Engineers (대한전기학회)
권호 표지

Poly-Si Thin Film Transistor with poly-Si/a-Si Double Active Layer Fabricated by Employing Native Oxide and Excimer Laser Annealing

자연 산화막과 엑시머 레이저를 이용한 Poly-Si/a-Si 이중 박막 다결정 실리콘 박막 트랜지스터

  • Published : 2000.01.01
Download PDF
⟨ Previous Next ⟩

Abstract

We propose a simple method to control the crystallization depth of amorphous silicon (a-Si) deposited by PECVD or LPCVD during the excimer laser annealing (ELA). Employing the new method, we have formed poly-Si/a-Si double film and fabricated a new poly-Si TFT with vertical a-Si offsets between the poly-Si channel and the source/drain of TFT without any additional photo-lithography process. The maximum leakage current of the new poly-Si TFT decreased about 80% due to the highly resistive vertical a-Si offsets which reduce the peak electric field in drain depletion region and suppress electron-hole pair generation. In ON state, current flows spreading down through broad a-Si cross-section in the vertical a-Si offsets and the current density in the drain depletion region where large electric field is applied is reduced. The stability of poly-Si TFT has been improved noticeably by suppressing trap state generation in drain region which is caused by high current density and large electric field. For example, ON current of the new TFT decreased only 7% at a stress condition where ON current of conventional TFT decreased 89%.

Keywords

References

  1. A.H. Firester, W.R. Roach and R. Stewart, 'Poly-Si TFT devices and their applications to LCDs,' Japan Display '92, p. 557, 1992
  2. A.G. Lewis, D.D. Lee and R.H. Bruce, 'Polysilicon TFT circuit design and performance, IEEE J. Solid-State Circuits,' vol. 27, p. 1833, 1992 https://doi.org/10.1109/4.173113
  3. Y. Nishida, S. Yamamoto, S. Yamada, T. Hikichi, I. Asai and T. Hamano, 'Fully Integrated Poly-Si TFT CMOS Drivers for Self-Scanned Light Valve,' SID 92 Technical Digest, p. 609, 1994
  4. J.G. Fossum, A.O. Conde, H. Shichijo and S.K. Banerjee, 'Anomalous leakage current in LPCVD polysilicon MOSFETs,' IEEE Trans. Electron Devices, vol. ED-32, no. 9, p. 1878, 1985
  5. Michael Hack, Alan G. 'Physical Models for Degradation Effects in Polysilicon Thin-Film Transistors,' IEEE Trans. Electron Devices, vol. 40, no. 5, p. 890, 1993 https://doi.org/10.1109/16.210195
  6. Nakazawa, K. Tanaka, S. Suyama, K. Kato and S. Kohda, 'Lightly doped drain TFT structure for poly-Si LCDs,' SID 90 Technical Digest, p. 311, 1990
  7. H.N. Chern, C.L. Lee, and T.F. Lei, 'The Effects of Fluorine Passivation on Polysilicon Thin-Film Transistors,' IEEE Trans. Electron Devices, vol. 41, no. 5, p. 698, 1994 https://doi.org/10.1109/16.285019
  8. A. G. Lewis, I. W. Wu, T. Y. Huang, M. Koyanagi, A. Chiang and R. H. Bruce, 'Small Geometry Effects in N- and P- Channel Polysilicon Thin Film Transistors,' IEDM Technical Digest, p. 260, 1988
  9. John Y. W. Seto, 'The electrical properties of polycrystalline silicon films,' J. of Appl. Phys. vol. 46, no. 12, p. 5247, 1975 https://doi.org/10.1063/1.321593
  10. I.W. Wu, W.B. Jackson, T.Y. Huang, A.G. Lewis and A. Chiang, 'Mechanism of Device Degradation in n- and p- channel Polysilicon TFTs by Electrical Stressing,' IEEE Electron Device Lett., vol. 11, p. 167, 1990 https://doi.org/10.1109/55.61785