The NAND Type Flash EEPROM using the Scaled SCNOSFET

Scaled SONOSFET를 이용한 NAND형 Flash EEPROM

  • Published : 2000.01.01

Abstract

The SNOSFET memory devices with ultrathin ONO(tunnel oxide-nitride-blocking oxide) gate dielectric were fabricated using n-well CMOS process and investigated its characteristics. The thicknesses of tunnel oxide, nitride and blocking oxide were $23{\AA},\; 53{\AA}\; and\; 33{\AA}$, respectively. Auger analysis shows that the ONO layer is made up of $SiO_2(upper layer of blocking oxide)/O-rich\; SiO_x\N\_y$. It clearly shows that the converting layer with $SiO_x\N\_y(lower layer of blocking oxide)/N-rich SiO_x\N\_y(nitride)/O-rich SiO_x\N\_y(tunnel oxide)$. It clearly shows that the converting layer with $SiO_x\N\_y$ phase exists near the interface between the blocking oxide and nitride. The programming condition of +8 V, 20 ms, -8 V, 50 ms is determined and data retention over 10 years is obtained. Under the condition of 8 V programming, it was confirmed that the modified Fowler-Nordheim tunneling id dominant charge transport mechanism. The programmed threshold voltage is distributed less than 0.1 V so that the reading error of memory stated can be minimized. An $8\times8$ NAND type flash EEPROM with SONOSFET memory cell was designed and simulated with the extracted SPICE parameters. The sufficient read cell current was obtained and the upper limit of $V_{TH}$ for write state was over 2V.

Keywords

References

  1. S. Aritome, 'Reliability Issues of Flash Memory Cells,' Proc. IEEE, vol. 81, pp. 776-788, 1993 https://doi.org/10.1109/5.220908
  2. W. D. Brown, J. E. Brewer, 'Nonvolatile Semiconductor Memory Technology,' IEEE Press, 1998
  3. X. Guo, T. P. Ma, 'Tunneling Leakage Current in Oxynitride: Dependence on Oxygen/Nitrogen Content,' IEEE Electron Dev. Lett., vol. 19, no. 6, pp. 207-209, 1998 https://doi.org/10.1109/55.678546
  4. E. Suzuki, H. Hiraishi, K. Ishii, Y. Hayashi, 'A Low-Voltage Alterable EEPROM with Metal-Oxide-Nitride-Oxide-Semiconductor(MONOS) Structures,' IEEE Trans. Electron Dev., vol. 30, no. 2, pp. 122-128, 1983
  5. M. L. French, M. H. White, 'Scaling of Multidielectric Nonvolatile SONOS Memory Structures,' Solid-State Electronics, vol. 37, no. 12, pp. 1913-1923, 1994 https://doi.org/10.1016/0038-1101(94)90057-4
  6. C. Svensson, I. Lundstrom, 'Trap-Assisted Charge Injection in MNOS Structures,' J. Appl. Phys., vol. 24, no. 10, pp. 4657-4663, 1973 https://doi.org/10.1063/1.1662016
  7. K.-Y. Fu, 'Partial Breakdown of the Tunnel Oxide in Floating Gate Devices,' Solid-State Electronics, Vol. 41, No. 5, pp. 774-777, 1997 https://doi.org/10.1016/S0038-1101(96)00220-1
  8. 'UTMOST III Extractions Manual,' Vol.1 : MOSFET Modeling Routines, version 12.03, Silvaco International, March, 1996