References
- S. Lee and K. Lee, 'Synchronous and Asynchronous Parallel Simulated Annealing with Multiple Markov Chains,' IEEE Trans. on Parallel and Distributed Systems, Vol.7, No.10, pp.993- 1008, 1996 https://doi.org/10.1109/71.539732
- R. Jayaraman and F. Darma, 'Error Tolerance in Parallel SImulated Annealing Technique,' Proc. the International Conference on Computer Design, pp 545-548, 1988 https://doi.org/10.1109/ICCD.1988.25759
- L.K. Grover, 'A New Simulated Annealing Algorithm for Standard Cell Placement,' Proc. the International Conference on Computer-Aided Design. pp 378- 380, November 1986
- J. Chandy, S. Kim. B. Ramkurnar, S. Parkes, and P. Banerjee, 'An Evaluation of Parallel Simulated Annealing Strategies with Application to Standard Cell Placement, ' IEEE Trans. Computer- Aided Design of Integrated Circuits and Systems, Vol.16, No 4. pp.398-I09. 1997 https://doi.org/10.1109/43.602476
- C. Hong and B McMillin, 'Relaxing Synchronization in Distributed Simulated Annealing.' IEEE Trans. on Parallel and Distributed Systems. Vol.6. No.2. pp. 189-195, 1995 https://doi.org/10.1109/71.342132
- D Greening. 'Simulated Annealing With Errors,' Ph. D. Dissertation, University of Califorma-Los Angeles, 1995
- M.D. Durand, 'Parallel Simulated Annealing: Accuracy versus speed in placement' IEEE Design and Test, pp.8-34 June 1989 https://doi.org/10.1109/54.32410
- C. Dagli and P Poshyanonda, 'New Approaches to Nesting Rectarigular Patterns,' Journal of Intelligent Manufacturing, Vol,8, pp.177-190 1997
- M.D. Durand and S.R White, 'Permissible Error in Parallel Simulated Annealing.' Techmical Report RC15487, IBM T J. Watson Research Center, Yorktown Heights, New York, 1990