The Transactions of the Korea Information Processing Society (한국정보처리학회논문지)

Korea Information Processing Society (한국정보처리학회)
권호 표지

The Measurement and Analysis of Cost Error in Simulated Annealing

시뮬레이티드 어닐링에서의 비용오류 측정 및 분석

  • 홍철의 (상명대학교 정보통신학부) ;
  • 김영준 (상명대학교 정보통신학부)
  • Published : 2000.04.01
Download PDF
⟨ Previous Next ⟩

Abstract

This paper proposes new cost error measurement method and analyzes the optimistic and pessimistic cost errors statistically which is resulted from an asynchronous parallel Simulated annealing (SA) in distributed memory multicomputers. The traditional cost error measurement scheme has inherent problems which are corrected in the new method. At each temperature the new method predicts the amount of cost error that an algorithm will tolerate and still converge by the hill-climbing nature of SA. This method also explains three interesting phenomenon of he cost error analytically. So the new cost error measurement method provides a single mechanism for the occurrence of cost error and its control.

Keywords

References

  1. S. Lee and K. Lee, 'Synchronous and Asynchronous Parallel Simulated Annealing with Multiple Markov Chains,' IEEE Trans. on Parallel and Distributed Systems, Vol.7, No.10, pp.993- 1008, 1996 https://doi.org/10.1109/71.539732
  2. R. Jayaraman and F. Darma, 'Error Tolerance in Parallel SImulated Annealing Technique,' Proc. the International Conference on Computer Design, pp 545-548, 1988 https://doi.org/10.1109/ICCD.1988.25759
  3. L.K. Grover, 'A New Simulated Annealing Algorithm for Standard Cell Placement,' Proc. the International Conference on Computer-Aided Design. pp 378- 380, November 1986
  4. J. Chandy, S. Kim. B. Ramkurnar, S. Parkes, and P. Banerjee, 'An Evaluation of Parallel Simulated Annealing Strategies with Application to Standard Cell Placement, ' IEEE Trans. Computer- Aided Design of Integrated Circuits and Systems, Vol.16, No 4. pp.398-I09. 1997 https://doi.org/10.1109/43.602476
  5. C. Hong and B McMillin, 'Relaxing Synchronization in Distributed Simulated Annealing.' IEEE Trans. on Parallel and Distributed Systems. Vol.6. No.2. pp. 189-195, 1995 https://doi.org/10.1109/71.342132
  6. D Greening. 'Simulated Annealing With Errors,' Ph. D. Dissertation, University of Califorma-Los Angeles, 1995
  7. M.D. Durand, 'Parallel Simulated Annealing: Accuracy versus speed in placement' IEEE Design and Test, pp.8-34 June 1989 https://doi.org/10.1109/54.32410
  8. C. Dagli and P Poshyanonda, 'New Approaches to Nesting Rectarigular Patterns,' Journal of Intelligent Manufacturing, Vol,8, pp.177-190 1997
  9. M.D. Durand and S.R White, 'Permissible Error in Parallel Simulated Annealing.' Techmical Report RC15487, IBM T J. Watson Research Center, Yorktown Heights, New York, 1990