The Journal of the Acoustical Society of Korea (한국음향학회지)

The Acoustical Society of Korea (한국음향학회)
권호 표지

A New Architecture of CMOS Current-Mode Analog-to-Digital Converter Using a 1.5-Bit Bit Cell

1.5-비트 비트 셀을 이용한 새로운 구조의 CMOS 전류모드 아날로그-디지털 변환기

  • Published : 1999.02.01
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, it is proposed to a new architecture of CMOS IADC(Current-Mode Analog-to-Digital Converter) using 1.5-bit bit cell of which consists a CSH(Current-Mode Sample-and-Hold) and CCMP(Current-Mode Comparator). In order to guarantee the entire linearity of IADC, the CSH is designed to cancel CFT(Clock Feedthrough) whose resolution is to meet at the least 9-bit which is placed in the front-end of each bit cell. In the proposed IADC, digital correction logic is simplified and power consumption is reduced because bit cell of each stage needs two latch CCMP. Also, it is available for a mixed-mode integrated circuit because all of block is designed with only MOS transistor. With the HYUNDAI 0.8㎛ CMOS parameter, the HSPICE simulation results show that the proposed IADC can be operated at 20Ms/s with SNR of 43 dB with which is satisfied 7-bit resolution for input signal at 100 ㎑, and its power consumption is 27㎽.

본 논문에서는 CSH(Current Sample-and-Hold)와 CCMP(Current Comparator)로 구성된 1.5-비트 비트 셀을 이용한 새로운 구조의 CMOS IADC(Current-mode Analog-to-Digital Convener)를 제안한다. 전체적인 IADC의 선형성 향상을 위하여 CFT(Clock Feedthrough)가 제거된 9-비트 해상도 CSH를 설계하여 각 비트 셀 전단에 배치하였다. 제안한 IADC를 구성하는 비트 셀은 2개의 래치 CCMP를 사용하기 때문에 디지털 교정 로직이 간소화되고 소비전력이 감소된다. 또한 IADC를 구성하는 모든 블록들의 회로는 MOS 트랜지스터로만 설계되었기 때문에 혼성모드 집적화에 유리하다. 제안한 IADC를 현대 0.8 ㎛ CMOS 파라미터로 HSPICE 시뮬레이션 결과, 20Ms/s에서 100 ㎑의 입력 신호에 대한 SNR은 43 dB로 7-비트의 해상도를 만족하였고 27 ㎽의 소비전력 특성을 나타냈다.

Keywords

References

  1. IEEE J. Solid-State Circuits v.24 An 8-bit 50-㎒ CMOS subranging A/D convert with pipelined wide-band S/H M.Ishkiawa;T.Tsukahara
  2. IEEE J. Solid-State Circuits v.22 A pipelined 5-Msample/s 9-bit analog-to-digital convert S.H.Lewis;P.R.Gray
  3. IEEE J. Solid-State Circuits v.28 A 10-b 50-㎒ pipelined CMOS A/D convert with S/H M.Yotsuyanagi;T.Etoh;K.Hirata
  4. IEEE J. Solid-State Circuits v.27 Digital-Domain Calibration of Multistep Analog-to-Digital Convert S.H.Lee;B.S.Song
  5. IEEE J. Solid-State Circuits v.28 Switched-current signal processing for video frequencies and beyond J.B.Hughes;K.W.Moulding
  6. IEEE J. Solid-State Circuits v.26 Switched-current circuit design issues T.S.Fiez;G.Liang;D.J.Allstot
  7. IEEE J. Solid-State Circuits v.28 Fully Balanced CMOS Current-Mode circuits R.H.Zele;D.J.Allstot;T.S.Fiez
  8. Analog Integrated Circuits and Signal Processing Journal v.1 Current-mode integrated circuits for analog computation and signal processing Z.Wang
  9. IEEE J. Solid-State Circuits v.25 Current-Mode Algorithmic Analog-to-Digital Converters D.G.Naim;C.A.T.Salama
  10. IEEE J. Solid-State Circuits v.29 A 10-bit Pipelined Switched-Current A/D Converter D.Macq;P.G.A.Jespers
  11. ISSCC Dig. Tech. Papers A wideband 10-bit, 20Ms/s pipelined ADC using current-mode signals D.Robertson;P.Real;C.gelsdorf
  12. IEEE J. Solid-State Circuits v.26 A Wide-Band 10-b 20Ms/s Pipelined ADC Using Current-Mode Signal P.Real;D.H.Robertson;C.W.Mangelsdorf;T.L.Tewksbury
  13. IEEE Trans. Circuits Syst. v.42 Indirect Testing of igital-Correction Circuits in Analog-to-Digital Converters with Redundancy S.H.Lewis;R.Ramachandran;C.W.Mangelsdorf
  14. IEEE J. Solid-State Circuits v.30 A CMOS Transistor-only 8-b 4.5-Ms/s Pipelined Analog-to-Digital Converter Using Fully-Differential Current-Mode Circuit Techniques Chung-Yu Wu;Chin-Cheng Chen;Jyh-Jer Cho
  15. IEE Conference Publication no.393 A TWO-STEP FLASH ADC FOR DIGITAL CMOS TECHNOLOGY, Advanced A-D and D-A Conversing Techniques and Their Applications J.P.Carreria;J.E.Fanca
  16. SWITCHED-CURRENTS an analogue technique for digital technology C.Toumazou;J.B.Hughes;N.C.Battersbhy
  17. Microelectron Circuits, 3/e A.S.Sedra;K.C.Smith
  18. 대한전자공학회논문지 v.33 no.6 The Design of High-Accuracy CMOS Sample-and-Hold Amplifiers H.C.Choi;D.Y.Chang;C.H.Lee;S.H.Lee
  19. IEEE J. Solid-State Circuits v.30 A 10-b 20-Msample/s Low-Power CMOS ADC W.C.Song;H.W.Choi;S.U.Kwak;B.S.Song
  20. Ph. D. Dissertation UCLA A 10-bit, 100MS/s Analog-to-Digital Converter in I-㎛ CMOS K.W.Kim
  21. Principles of Data Conversion System Disign Behzad Razavi