Journal of Institute of Control, Robotics and Systems (제어로봇시스템학회논문지)

Institute of Control, Robotics and Systems (제어로봇시스템학회)
권호 표지

Hardware implementation of Petri net-based controller with matrix-based look-up tables

행렬구조 메모리 참조표를 사용한 페트리네트 제어기의 하드웨어 구현

  • 장래혁 (서울대학교 컴퓨터공학과) ;
  • 정승권 (서울대학교 전기공학부) ;
  • 권욱현 (서울대학교 전기공학부)
  • Published : 1998.04.01
Download PDF
⟨ Previous Next ⟩

Abstract

This paper describes a hardware implementation method of a Petri Net-based controller. A flexible and systematic implementation method, based on look-up tables, is suggested, which enables to build high speed Petri net-based controllers. The suggested method overcomes the inherent speed limit that arises from the microprocessors by using of matrix-based look-up tables. Based on the matrix framework, this paper suggests various specific data path structures as well as a basic data path structure, accompanied by evolution algorithms, for sub-class Petri nets. A new sub-class Petri net, named Biarced Petri Net, resolves memory explosion problem that usually comes with matrix-based look-up tables. The suggested matrix-based method based on the Biarced Petri net has as good efficiency and expendability as the list-based methods. This paper shows the usefulness of the suggested method, evaluating the size of the look-up tables and introducing an architecture of the signal processing unit of a programmable controller. The suggested implementation method is supported by an automatic design support program.

Keywords

References

  1. IFAC Control Engineering Practice v.1 Implementation of parallel logic solving algorithm for PLC based on data flow architecture J. Park;N. Chang;G. S. Rho;W. H. Kwon
  2. IEEE Control Systems Design recovery for relay ladder logic A. Falcione;B. H. Krogh
  3. IEEE Trans. Industrial Electronics v.41 Comparing ladder logic diagram and Petri nets for sequence controller design through a discrete manufac-turing system K. Venkatesh;M. Zhou;R. J. Caudill
  4. Proc. IECON'93 Memory-based implementation of a Petri net and its application to a programmable controller N. Chang;J. Park;K. Koo;W. H. Kwon
  5. IEEE Trans. Industrial Electronics v.25 Advances in binary decision based programmable controllers P. C. Baracos;R. D. Hudsin;L. J. Vroomen;P. J. A. Zsombor-Murray
  6. Proc. IECON'94 Contribution of the grafcet model to synchrony in discrete events systems modeling H. Panetto;P. Lhoste;J. Petin;E. Bon
  7. IEEE Trans. Industrial Electronics v.41 Petri nets and industrial applications: a tutorial R. Zurawski;M. Zhau
  8. Preprints of IFAC/IFIP Workshop on Algorithm and Architecture for Real-time Control Using a real-time framework to verify the properties of grafcet J. Zaytoon;P. D. Loor;G. Villermain-Lecolier
  9. IEEE Trans. Systems, Man and Cybernetics v.23 A review of synthesis techniques for Petri nets with application to automated manufacturing system M. D. Jeng;F. DiCesare
  10. IEEE Trans. Systems, Man and Cybernetics v.21 Modular transformation methods for generalized Petri nets and their application to automatic manufacturing systems I. Koh;F. DiCesare
  11. Proc. IFIP conference on Computer Applications on Production and Engineering(CAPE) A Petri net based programmable logic controller R. Valette;J. M. Courvoisier;J. M. Bigou;Alburquerque
  12. Proc. of 7th European Workshop and Application and Theory of Petri nets On software implementation of Petri Nets and Colored Petri Nets using high level concurrent languages J. M. Colom;M. Silva;J. L. Villarroel
  13. Proc. IEEE Int. Conf. System, Man and Cybernetics Simulation of Petri nets and linear enabling functions J. L. Briz;J. M. Colom;M. Silva
  14. Proc. IEEE Comput. Digt. Tech. Heterogeneous petri net methodlolgy for design of complex controllers D. C. Hendry
  15. Microprocessors and Microsystems v.15 A fast sequence control device based on enhanced Petri nets A. D. Stefano;O. Mirabella
  16. Digit. Process. Systematic method of realization of interpreted Petri nets M. Auguin;F. Boeri;C. Andre
  17. edited paper from the international workshop on field programmagle logic and applications Parallel controller implementation using standard PLD software M. Admaski;W. MOORE;W. LUK
  18. Proc. IEEE Conf. on Computer Design Logic synthesis of synchronous parallel controllers J. Pardey;M. Bolton
  19. IEEE Proc.-Comput. Digit. Tech. Petri-net-based algorithm for parallel-controller synthesis K. Bili'nski;M. Adamski;J. M. Saul;E. L. Dagless
  20. IEEE Proc.-Comput. Digit. Tech. Efficient functional verification algorithm for petri-net-based parallel controller design K. Bili'nski;J. M. Saul;E. L. Dagless
  21. IEE Proc.-Comput. Digit. Tech. Parallel controller synthesis using petri nets T. Kozlowski;E. L. Dagless;J. M. Saul;M. Adamski;J. Szajna
  22. Proc. IECON'96 FPGA-based implementation of synchronous petri-nets N. Chang;W. H. Kwon;J. Park
  23. IEEE Trans. Computers v.C-36 A general model for memory-based finite-state machines L. D. Coraor;P. T. Mulina;O. A. Morean
  24. A Modern Approach Digital Engineering Design R. F. Tinder
  25. Proc. IECON'91 A high speed programmable controller based on Petri net H. Murakoshi;M. sugiyama;G. Ding;T. Oumi;T. Sekiguchi;Y. Dohi
  26. Proc. IECON '91 Memory reduction of fire unit for Petri net controlled multiprocessor H. Murakoshi;M. Sugiyama;G. Ding;T. Omui;T. Sekiguchi;Y. Dohi
  27. Proc. IECON '93 Hardware implementation of a multiprocessor system controller by Petri nets F. Anzai;N. Kwawhara;T. Takei;T. Watanabe;H. Murakosi;T. Kondo;Y. Dohi
  28. Proceedings of IEEE v.77 Petri nets : properties, analysis and applications T. Mutrata
  29. Automatica v.30 no.2 Petri nets for modeling of dynamic systems a survey R. David;H. Alla
  30. IEEE Trans. Circuits Systems v.27 Reduction and expansion of live and safe marked graphs T. Murata;J. Y. Koh
  31. Programmable controllers, operation and Application I. G. Warnock