Performance Analysis of ATM Switch Using Dynamic Priority Control Mechanisms

동적 우선순위 제어방식을 사용한 ATM 스위치의 성능분석

  • Published : 1997.04.01

Abstract

In this paper, we proposed two kids of dynamic priority control mechanisms controlling the cell service ratio in order to improve the QOS(Quality of Service). We also analyse theoretically the characteristics of cell loss probability and mean cell delay time by applying the proposed priority control mechanisms to ATM switch with output buffer. The proposed priority control mechanisms have the same principles of storing cells into buffer but the different principles of serving cells from buffer. The one is the control mechanism controlling the cell service ratio according to the relative cell occupancy ratio of buffer, the other is the control mechanism controlling the cell service ratio according to both the relative cell occupancy ratio of buffer and the average arrival rate. The two service classes of our concern are the delay sensitive class and the loss sensitive class. The analytical results show that the proposed control mechanisms are able to improve the QOS, the characteristics of cell loss probability and mean cell delay time, by selecting properly the relative cell occupancy ratio of buffer and the average arrival rate. conventional DLB algorithm does not support synchronous cells, but the proposed algorithm gives higher priority to synchronous cells. To reduce synchronous cell loss rate, the synchronous cell detector is used in the proposed algorithm. Synchronous cell detector detects synchronous cells, and passes them cells to the 2nd Leaky-Bucket. So it is similar to give higher priority to synchronous cells. In this paper, the proposed algorithm used audio/video traffic modeled by On/Off and Two-state MMPP, and simulated by SLAM II package. As simulation results, the proposed algorithm gets lower synchronous cell loss rate than the conventional DLB algorithms. The improved DLB algorithm for multimedia synchronization can be extended to any other cells which require higher priority.

Keywords

References

  1. NTT R&D v.42 no.3 Trafic Control for ATM Networks K. Miyake;H. Saito;S. Chaki
  2. Computer Communication v.14 no.4 Quality of Service Requirements in ATM-based B-ISDN M. E. Anagnostou;M. E. Theologou;K. M. Vlakos;E. N. Protonotarious
  3. Study Group XVIII Traffic Control and Congestion Control in B-ISDN ITU-T Recommendation I.371
  4. IEEE Communications Magazine v.29 no.9 Controlling Congestion in B-ISDN/ATM Issues and Strategies A. E. Eckberg
  5. IEEE Tran. on Comm. v.COM-24 no.5 Effcts of a Priority Discpline in Routing for packet Switched NEtworks C. McCoy
  6. Proceedings of IEEE INFOCOM '88 Analysis of a Delay-Dependent Priority Discipline in a Multicast Traffic Packet Switching Node Y. Lim;J. Kobza
  7. IEEE J. Select. Areas Commun. D6yndmic Priority Protocols for Packet Vioice T. M. Chen;J. Wlrand;D. G. MEsserschmitt
  8. Proceedings of ITC-13 Queueing Analysis of Cell Loss Probability Control in ATM networks H. Saito
  9. IEEE J. Select. Areas Commun. v.9 no.3 An Analysis of Statistical Multiplexing in anATM Transport Network H. Saito;M. Kawarasaki;H. Yamada
  10. IEEE J. Select. Areas Commun. v.9 no.3 Priority Management in ATM Switching Nodes Hans Croner;Gerard Hebuterne;Pierre Boyer
  11. Proceedings of IEEE INFOCOM '90 Comparative Preferformance Study of Space Priority Mechanisms for ATM Networks H. Croner
  12. Proceedings of IEEE ICC'89 Output Buffer Switch Architecture for Asynchronous Transfer Mode H. Suzuki;H. Nagano;T. Suzuki;T. Takeuchi;S. Iwasaki
  13. Proceedings of IEEE ICC'92 Delay and Loss Control of an Oupput Bufferec Fast Packet Switch Supporting Integrated Services D. X. Chen;J. W. Mark
  14. Proceedings of IEEE INFOCOM '89 Scheduling Policies for Real-Time and Non-Real-Time Traffic in Statistical Multiplexer Renu Chipalkatti;James F. Kurose;Don Towsley
  15. Proceedings of IEEE ICC'89 Effects of Speed-up in Nonblocking Packet Switch Y. Oie;M. Murata;H. Miyahara