Journal of the Korean Institute of Telematics and Electronics A (전자공학회논문지A)
- Volume 33A Issue 10
- /
- Pages.115-122
- /
- 1996
- /
- 1016-135X(pISSN)
A 300MHz CMOS phase-locked loop with improved pull-in process
루프인식 속도를 개선한 300MHz PLL의 설계 및 제작
Abstract
A 300MHz PLL including FVC (frequency to voltage converter) is designed and fabricated in 0.8
Keywords