전자공학회논문지A (Journal of the Korean Institute of Telematics and Electronics A)
- 제31A권4호
- /
- Pages.116-126
- /
- 1994
- /
- 1016-135X(pISSN)
게이트와 드레인/소오스 단락결함을 갖는 CMOS 회로의 스위치 레벨 결함 시뮬레이터 구현
An Implementation of the switch-Level Fault Simulator for CMOS Circuits with a Gate-to-Drain/Source short Fault
초록
In this paper, the switch-level fault simulator for CMOS circuits with a gate-to-drain/source short fault is implemented. A fault model used in this paper is based on the graphical analysis of the electrical characteristics of the faulty MOS devices and the conversion of the faulty CMOS circuit to the equivalent faulty CMOS inverter in order to find its effect on the successive stage. This technique is very simple and has the increased accuracy of the simulation. The simulation result of the faulty circuit using the implemented fault simulator is compared with the result of the SPICE simulation.
키워드