ETRI Journal

Electronics and Telecommunications Research Institute (한국전자통신연구원)
권호 표지

A New Method for Extracting Interface Trap Density in Short-Channel MOSFETs from Substrate-Bias-Dependent Subthreshold Slopes

  • Lyu, Jong-Son (Quantum Device Section, Device Research Department, Electronics and Telecommunications Research Institute)
  • Published : 1993.10.31
Download PDF
⟨ Previous Next ⟩

Abstract

Interface trap densities at gate oxide/silicon substrate ($SiO_2/Si$) interfaces of metal oxide semiconductor field-effect transistors (MOSFETs) were determined from the substrate bias dependence of the subthreshold slope measurement. This method enables the characterization of interface traps residing in the energy level between the midgap and that corresponding to the strong inversion of small size MOSFET. In consequence of the high accuracy of this method, the energy dependence of the interface trap density can be accurately determined. The application of this technique to a MOSFET showed good agreement with the result obtained through the high-frequency/quasi-static capacitance-voltage (C-V) technique for a MOS capacitor. Furthermore, the effective substrate dopant concentration obtained through this technique also showed good agreement with the result obtained through the body effect measurement.

Keywords

References

  1. Physics of Semiconductor Devices Sze, S.M.
  2. IEEE Trans. Electron Devices v.ED-21 no.Dec. Inadequacy of the classical theory of the MOS transistor operating in weak inversion Van Overstraeten, R.J.;Declerck, G.;Broux, G.L.
  3. MOS (Metal Oxide Semiconductor) Physics and Technology Nicollian, E.H.;Brews, J.R.
  4. Appl. Phys. Lett. v.7 MOS conductance technique for measuring surface state parameters Nicollian, E.H.;Goetzberger, A.
  5. Solid-State Electron. v.16 Measurement of low densities of surface states at the Si-SiO2-interface Declerck, G.;Van Overstraeten, R.J.;Broux, G.L.
  6. Jpn. J. Appl. Phys. v.18 Deep level transient spectroscopy of bulk traps and interface states in Si MOS diodes Yamasaki, K.;Yoshida, M.;Sugano, T.
  7. Solid-State Electron. v.23 Determination of interface-state parameters in a MOS capacitor by DLTS Tredwell, T.J.;Viswanathan, C.R.
  8. IEEE Trans. Electron Devices v.ED-16 Charge-pumping in MOS devices Brugler, J.S.;Jespers, G.A.
  9. IEEE Trans. Electron Devices v.ED-31 A reliable approach to charge-pumping measurements in MOS transistors Groeseneken, G.;Maes, H.E.;Beltran, N.;De Keersmecker, R.F.
  10. IEEE Trans. Electron Devices v.ED-22 Theory of the MOS transistor in weak inversion- new method to determine the number of surface states Van Overstraeten, R.J.;Declerck, G.T.;Muls, P.A.
  11. IEEE Trans. Nucl. Sci. v.NS-33 Correlation between CMOS transistor and capacitor measurements of interface trap spectra Russell, T.J.;Bennett, H.S.;Gaitan, M.;Schule, J.S.;Roitman, P.
  12. Solid-State Electron. v.35 An experimental comparison of measurement techniques to extract $Si-SiO_2$ interface trap density Witczak, S.C.;Suehle, J.S.;Gaitan, M.
  13. Solid-State Electron. v.22 The effects of two-dimensional charge sharing on the above-threshold characteristics of short-channel IGFETs Taylor, G.W.
  14. IEEE Trans. Electron Devices v.ED-28 Threshold voltage instability in MOSFET's due to channel hot-electron emission Fair, R.B.;Sun, R.C.
  15. IEEE Trans. Electron Devices v.ED-32 Dependence of the work-function difference between the polysilicon gate and silicon substrate on the doping level in polysilicon Lifshitz, N.
  16. Solid-State Electron. v.30 A unified analytical model for drain-induced barrier lowering and drain-induced high electric field in a short-channel MOSFET Jain, S.C.;Balk, P.
  17. J. Kor. Vac. Soc. v.2 Characterization of Gate Oxides with a Chlorine Incorporated $SiO_2/Si$ Interface Yu, B.G.;Lyu, J.S.;Roh, T.M.;Nam, K.S.
  18. Device Electronics for Integrated Circuits Miller, R.S.;Kamins, T.I.