Proceedings of the IEEK Conference (대한전자공학회:학술대회논문집)
- 2006.06a
- /
- Pages.965-966
- /
- 2006
Automatic Generation of Transaction Level Code for Fast SoC Design Space Exploration
- Lee, Gang-Hee (Design Automation Lab., Seoul National Univ) ;
- Ahn, Yong-Jin (Design Automation Lab., Seoul National Univ) ;
- Choi, Ki-Young (Design Automation Lab., Seoul National Univ)
- Published : 2006.06.21
Abstract
As billion transistors system-on-chip (SoC) design becomes a reality, the productivity gap between rapidly increasing design complexity and designer productivity lagging behind is becoming a more serious problem to be solved. To reduce the gap, we present a system that generates executable transaction level models automatically. It speed up the SoC design space exploration process at various abstraction levels.
Keywords