Implementation of a FIR Filter on a Partial Reconfigurable Platform

부분 재구성 방법을 이용한 재구성형 FIR 필터 설계

  • Choi, Chang-Seok (School of Information and Communication Engineering Inha University) ;
  • Oh, Young-Jae (School of Information and Communication Engineering Inha University) ;
  • Lee, Han-Ho (School of Information and Communication Engineering Inha University)
  • 최창석 (인하대학교 정보통신공학부) ;
  • 오영재 (인하대학교 정보통신공학부) ;
  • 이한호 (인하대학교 정보통신공학부)
  • Published : 2006.06.21

Abstract

This paper presents our implemented, synthesized and tested on demand and partial reconfiguration approaches for FIR filters using Xilinx Virtex FPGAs. Our scope is to implement a low-power, area-efficient autonomously reconfigurable digital signal processing architecture that is tailored for the realization of arbitrary response FIR filters on Xilinx Virtex4 FPGAs. The implementation of design addresses area efficiency and flexibility allowing dynamically inserting and/or removing the partial modules to implement the partial reconfigurable FIR filters with various taps. This partial reconfigurable FIR filter design shows the configuration time improvement, good area efficiency and flexibility by using the dynamic partial reconfiguration method.

Keywords