Proceedings of the IEEK Conference (대한전자공학회:학술대회논문집)
- 2006.06a
- /
- Pages.257-258
- /
- 2006
Implementation of the MPEG-1 Layer II Decoder Using the TMS320C64x DSP Processor
TMS320C64x 기반 MPEG-1 LayerII Decoder의 DSP 구현
-
Cho, Choong-Sang
(Dept. of Information and Communications, Gwangju Institute of Science and Technology) ;
- Lee, Young-Han (Dept. of Information and Communications, Gwangju Institute of Science and Technology) ;
- Oh, Yoo-Rhee (Dept. of Information and Communications, Gwangju Institute of Science and Technology) ;
-
Kim, Hong-Kook
(Dept. of Information and Communications, Gwangju Institute of Science and Technology)
- Published : 2006.06.21
Abstract
In this paper, we address several issues in the real time implementation of MPEG-1 Layer II decoder on a fixed-point digital signal processor (DSP), especially TMS320C6416. There is a trade-off between processing speed and the size of program/data memory for the optimal implementation. In a view of the speed optimization, we first convert the floating point operations into fixed point ones with little degradation in audio quality, and then the look-up tables used for the inverse quantization of the audio codec are forced to be located into the internal memory of the DSP. And then, window functions and filter coefficients in the decoder are precalculated and stored as constant, which makes the decoder faster even larger memory size is required. It is shown from the real-time experiments that the fixed-point implementation enables us to make the decoder with a sampling rate of 48 kHz operate with 3 times faster than real-time on TMS320C6416 at a clock rate of 600 MHz.
Keywords