A Design of Parallel Processing for Wavelet Transformation on FPGA (ICCAS 2005)

  • Ngowsuwan, Krairuek (Department of Computer Engineering Faculty of Engineering King Mongkut's Institute of Technology Ladkrabang) ;
  • Chisobhuk, Orachat (Department of Computer Engineering Faculty of Engineering King Mongkut's Institute of Technology Ladkrabang) ;
  • Vongchumyen, Charoen (Department of Computer Engineering Faculty of Engineering King Mongkut's Institute of Technology Ladkrabang)
  • Published : 2005.06.02

Abstract

In this paper we introduce a design of parallel architecture for wavelet transformation on FPGA. We implement wavelet transforms though lifting scheme and apply Daubechies4 transform equations. This technique has an advantage that we can obtain perfect reconstruction of the data. We divide our process to high pass filter and low pass filter. With this division, we can find coefficients from low and high pass filters simultaneously using parallel processing properties of FPGA to reduce processing time. From the equations, we have to design real number computation module, referred to IEEE754 standard. We choose 32 bit computation that is fine enough to reconstruct data. After that we arrange the real number module according to Daubechies4 transform though lifting scheme.

Keywords