Proceedings of the KIEE Conference (대한전기학회:학술대회논문집)
- 2002.11a
- /
- Pages.13-15
- /
- 2002
Calculation of Optimum Cell Spacing for Minimum On-resistance of Trench Power MOSFET
Trench Power MOSFET의 최소 on 저항을 위한 cell spacing의 계산
- Hong, Ji-Hoon (School of Electronics Engineering, Ajou University) ;
- Chung, Sang-Koo (School of Electronics Engineering, Ajou University) ;
- Choi, Yearn-Ik (School of Electronics Engineering, Ajou University)
- Published : 2002.11.09
Abstract
The trench MOSFET structure is characterized by reduced on-resistance due to elimination of
Keywords