Proceedings of the KIEE Conference (대한전기학회:학술대회논문집)
- 2002.11d
- /
- Pages.271-273
- /
- 2002
A Study on the stability of boost power factor correction circuit with voltage feedback loop
전압제어루프를 고려한 부스트방식 역률개선회로의 안정도에 관한 연구
- Kim, Cherl-Jin (Halla University) ;
- Jang, Jun-Young (Pos-tech.) ;
- Ji, Jae-Geun (Halla University) ;
- Song, Yo-Chang (Pos-tech.)
- Published : 2002.11.14
Abstract
Switching power supply are widely used in many industrial field. Power factor correction(PFC) has become an increasingly necessary feature in new power supply designs. The power factor correction circuit using boost converter used in input of power source is studied in this paper. In a boost power factor correction circuit there are two feedback control loops, which are a current feedback loop and a voltage feedback loop. In this paper, it is analyzed regulation performance of output voltage and compensator to improve of transient response that presented at continuous conduction mode(CCM) of boost PFC circuit. The validity of designed boost PFC circuit is confirmed by simulation and experimental results.
Keywords