대한전자공학회:학술대회논문집 (Proceedings of the IEEK Conference)

대한전자공학회 (The Institute of Electronics and Information Engineers)
권호 표지

Voltage-Mode CMOS Squarer/Multiplier Circuit

  • Bonchu, B. (Mahanakorn University of Technology) ;
  • Surakampontorn, W. (King Mongkut′s Institute of Technology Ladkrabang)
  • 발행 : 2002.07.01
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

In this paper, a low-voltage CMOS squarer and a four-quadrant analog multiplier are presented. It is based on a source-coupled pair and a scaled-floating voltage generator which are modified to work as a voltage squaring and a sum/difference circuits. The proposed squarer/multiplier have been simulated with HSPICE, where -3㏈ bandwidth of 10MHz is achieved. The power consumption is about 0.6㎽, from a ${\pm}$1.5V supply, and the total harmonic distortion is less than 0.7%, with a 1.2V peak-to-peak 1MHz input signal.

키워드