Proceedings of the IEEK Conference (대한전자공학회:학술대회논문집)
- 2001.06b
- /
- Pages.281-284
- /
- 2001
An Analog Multi-phase DLL for Harmonic Lock Free
Harmonic Locking을 제거하기 위한 아날로그 Multi- phase DLL 설계
Abstract
This paper describes an analog multi-phase delay-locked loop (DLL) to solve the harmonic lock problem using current-starved inverter and shunt-capacitor delay cell. The DLL can be used not only as an internal clock buffer of microprocessors and memory It's but also as a multi-phase clock generator for gigabit serial interfaces. The proposed circuit was simulated in a 0.25
Keywords