Proceedings of the IEEK Conference (대한전자공학회:학술대회논문집)
- 1999.11a
- /
- Pages.963-966
- /
- 1999
CMOS High Speed Input Offset Canceling Comparator Design with Minimization of Charges Transfer
유동 전하량 최소화를 통한 입력 오프셋 제거 CMOS 고속 비교기의 설계
Abstract
This Paper describes the design of high speed and low power comparator based on the feed forward bias control. Major building blocks of this comparator are composed of input offset canceling circuit and feed forward bias control circuit. The usual offset canceling circuit cancels the offset voltages by storing them in capacitors using MOS switches, The comparator of this paper employs the bias control circuit which generates bias signal from the input signal. The bias signal is applied to the capacitors and keeps the transfer of chares in the capacitors in the minimal amount, therefore making the comparator operate in stable condition and reduce decision time. The comparator in this form has very samll area and power dissipation. Maximum sampling rate is 200 Ms/sec. The comparator is designed in 0.65
Keywords