IMT2000 단말기용 Viterbi Decoder의 FPGA 구현

Implementation of viterbi Decoder for IMT2000 Mobile Station in FPGA form

  • 김진일 (현대전자산업 주식회사) ;
  • 정완용 (현대전자산업 주식회사) ;
  • 김동현 (현대전자산업 주식회사) ;
  • 정건필 (현대전자산업 주식회사) ;
  • 조춘식 (현대전자산업 주식회사)
  • 발행 : 1999.06.01

초록

A Viterbi Decoder for IMT2000 Mobile Station based on cdma200 is implemented in this paper. There are fundamental traffic channel, supplemental traffic channel for user data transmission and dedicated control channel for signal transmission in cdma2000. This decoder can decode these channels simultaneously, and support l/2, l/3, 1/4 code rate decoding. In case of fundamental channel decoding, it needs about 1100 logic cells and 30000 bit memory block.

키워드